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FOREWORD 
This documen t  cons t i tu tes  t h e  f inal  report  of t h e  l a t e s t  phase of t h e  IAAC Program, 
t h e  Tes t  ACT Sys tem Validation, a task of t h e  Integrated Application of Act ive 
Controls  (IAAC) Technology to an Advanced Subsonic Transport  Project.  The  repor t  
cove r s  work performed f rom J u n e  1983 to October  1984 under C o n t r a c t  NAS1-15325. 
T h e  NASA Technical Monitors for  these c o n t r a c t  tasks  w e r e  R. V. Hood and D. B. 
Middleton of t h e  EET Pro jec t  Off ice ,  a t  t h e  Langley Resea rch  Center .  
The  work was  accomplished within or under t h e  direct ion of t h e  Preliminary Design 
and t h e  Engineering Technology Departments  of t h e  Vice President  - New Product  
Deveiopment and t h e  Vice President - “cigirie~iiig, respectively, of t h e  Szlelng 
Commerc ia l  Airplane Company. Key con t r ac to r  personnel who contr ibuted to th is  
work were: 
G. W. Hanks 
H. A. Shomber 
R. A. Kitto 
I. G. Barker  
S .  Behroozian 
D. E. Chichester  
C. B. Crumb, J r .  
W. P. Harr is  
I. A. Nevala 
C. S .  Robins 
M. A. Moorhead 
R. A. Smith 
D. F. Pat t ison 
K. H. Scholz 
W. F. Shivitz 
L .P .S tephan  
Program Manager 
IAAC Pro jec t  Manager 
Task Manager-Modified Tes t  ACT System 
Flight Systems Design 
Flight Systems Technology 
Fl ight  Systems Technology 
Avionics Design 
Task Manager-Test ACT Sys tem 
Flight Systems Technology 
Ai r f r ame  Systems Technology 
Flight Systems Technology 
Avionics Design 
Flight Systems Design 
Ai r f r ame  Systems Technology 
Flight Sys t ems  Technology 
Avionics Design 
i 
I 
Key contr ibutors  f r o m  Collins Air Transport  Division were: 
C. E. Butler 
R. A. Pa t t e r son  
T. M. Carlson 
Program Manager 
Technical  Di rec tor  
On-Site Technical  Liaison 
Key contr ibutors  f rom Lear  Siegler,  Inc., Astronics  Division were: 
C. Cevaer t  
E. Wong 
Direc tor  of Engineering 
Sys tems Engineer 
During this  work, principal measurements  and ca lcu la t ions  w e r e  made  in cus tomary  
units and were  converted to Standard Internat ional  uni ts  for  th i s  document .  
Use of t r a d e  names or names  of manufac turers  in th i s  repor t  does  not  cons t i t u t e  a n  
off ic ia l  endorsement  of such products  o r  manufac turers ,  e i t he r  expressed or implied, 
by t h e  National Aeronautics and Space  Administration. 
.. 
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V l l l  
1.0 SUMMARY 
This report  covers  t h e  tes t ing of the Test ACT Sys tem conducted under t h e  f inal  
program e l e m e n t  of t h e  Integrated Application of Act ive Controls  (IAAC) Technology 
to a n  Advanced Subsonic Transport  Project ,  a p a r t  of t h e  NASA Energy Eff ic ient  
Transport  Technology Program. I t  documents t h e  validation tes t ing of t h e  T e s t  ACT 
System, and l imited tes t ing  of a direct  dr ive valve ac tua t ion  concep t  interfaced with 
t h e  modified Tes t  ACT Sys tem electronics. 
T h e  Tes t  ACT System as initially designed and built was  a flight-worthy experimental  
implementat ion of selected a c t i v e  control funct ions (pitch augmented  s tabi l i ty  and 
wing load alleviation) and a pitch axis fly-by-wire cont ro l  system. I t  used force-  
summed secondary servos t o  command t h e  e leva tor  power cont ro l  units. The  system 
was  mounted in consoles so it could b e  readily installed and tes ted  in t h e  757 f l ight  
test airplane.  
The  validation laboratory tes t ing was accomplished in t h e  Boeing Digital  Avionics 
Flight Controls  Laboratory.  The  Test ACT System w a s  connected with t h e  laboratory 
through a work s ta t ion  interface.  Open loop hardware and open loop so f tware  tests 
w e r e  accomplished up to t h e  t i m e  the program was  red i rec ted  to examine  a d i r e c t  
d r ive  valve ac tua t ion  concept.  The  few significant problems t h a t  were  identified w e r e  
such t h a t  t h e  tes t ing (including flight) could proceed, bu t  changes would b e  
implemented  in a production fo rm of t h e  system. T h e  problems had to d o  with t h e  
sys t em s t a t u s  display and response to power fai lures  and dropouts. In general  t h e  
hardware was  e f f e c t i v e  and al l  major funct ions worked well. T h e  so f tware  tests 
showed t h a t  t h e  so f tware  was well designed and implemented,  and only minor problems 
w e r e  uncovered. 
In order  to examine  a new actuat ion concept ,  t h e  sys t em was  modified to  command 
e leva tor  deflection through a direct  dr ive valve instead of t h e  originally se l ec t ed  
secondary servos. T h e  resul ts  were encouraging, bu t  several  problem a r e a s  (non- 
l inear i t ies  due to valve gain and valve friction) would require  fur ther  work be fo re  t h e  
concep t s  as examined in this  test would b e  ready for  commerc ia l  applications. 
1 
Due to t h e  NASA decision to t e r m i n a t e  funding for  t h e  IAAC T e s t  ACT Sys tem work, 
th i s  document const i tutes  t h e  f inal  technical  repor t  on t h e  IAAC Pro jec t  p a r t  of 
c o n t r a c t  NAS 1-15325. 
T h e  Tes t  ACT System a r c h i t e c t u r e  cont inues to appear  promising for  a c t i v e  cont ro l  
and/or fly-by-wire applications in systems t h a t  mus t  b e  immune to worst  case gene r i c  
digital  faults,  and be able  to t o l e r a t e  t w o  sequent ia l  nongeneric f a u l t s  with no 
reduction in performance. The  challenge in such a n  implementat ion would b e  to  keep  
t h e  analog element  sufficiently simple to ach ieve  t h e  necessary reliability. 
I t  is recommended t h a t  NASA resume  support  to t h e  development of advanced f l ight  
cont ro l  concep t s  suitable for  application to commerc ia l  t ranspor t  airplanes,  as was  
being done under t h e  IAAC Project.  Advanced systems for  these  commerc ia l  f l ight 
c r t i t i c a l  applications must m e e t  s t r ingent  reliability/availability requirements  t h a t  a r e  
beyond those achievable by cu r ren t  mili tary systems. NASA sponsorship is a necessary 
e l e m e n t  of t h e  needed technical  advances and t h e  subsequent demonstrat ion of 
appropriate  system or system elements .  
2 
2.0 INTRODUCTION 
2.1 IAAC PROJECT OVERVIEW 
T h e  In tegra ted  Application of Act ive  Controls  (IAAC) Technology to  a n  
Advanced Subsonic Transport  Project  has  had t h r e e  major objectives.  The  f i r s t  
ob jec t ive  was  assessment  of benefi ts  to  a commerc ia l  t ranspor t  of t h e  full 
appl icat ion of ac t ive  cont ro ls  that a r e  designed in to  t h e  airplane f rom t h e  
beginning of a production program. The  second object ive was  ident i f icat ion of 
t h e  risks associated with t h e  use of Act ive  Cont ro ls  Technology (ACT). The  
third object ive is reduct ion of these risks, through test and evaluat ion,  to a level 
commensura t e  with commerc ia l  p rac t i ce  to  t h e  deg ree  possible within t h e  
pro jec t% funding iimirarions. 
This pro jec t  ( ref .  1) was  organized in to  t h r e e  major  e lements ,  as shown at t h e  
t o p  of Figure 1. The  f i rs t  major  e lement ,  Configuration/’ACT System Design and 
Evaluation, included establ ishment  of t h e  design c r i t e r i a  appropr ia te  for  a n  ACT 
a i rp lane  (designed f r o m  t h e  outset  to  depend upon ac t ive  controls),  design of a n  
ACT airplane configurat ion to meet  t h e  se lec ted  c r i te r ia ,  design of a n  a c t i v e  
cont ro ls  sys tem based upon current  technology, and select ion and evaluat ion of a 
Fina l  ACT airplane configuration. T h e  resul ts  of these  s tudies  a r e  documented  
in Refe rences  2, 3, 4, 5, 6 ,  and 7. 
In paral le l  with these  tasks, t h e  second major e l emen t ,  Advanced Technology 
ACT Control  System Definition (fig. 2) included explorat ion of opt imal  cont ro l  
synthesis  methods, a l t e rna t ive  means of implementing t h e  ACT funct ions using 
advanced technology, and a n  examinat ion of t h e  integrat ion of ACT, control ,  and 
guidance functions. T h e  results of these  s tud ies  a r e  documented  in 
Refe rences  2, 3, and 8. 
T h e  f inal  major e lement ,  Tes t  and Evaluation, is expanded in Figure 3. T h e  
components  of this  e l emen t  address reduct ion of t h e  risk associated with 
implementa t ion  of a c t i v e  controls  on a commerc ia l  t ransport .  For  example,  t h e  
piloted simulation evaluat ion (ref. 9) examined t h e  longitudinal handling 
qua l i t i es  of a representa t ive  medium range  t ranspor t  a i rp lane  (based upon 
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predic ted  cha rac t e r i s t i c s  of the Boeing model 757) at various levels of 
instabil i ty,  with t w o  d i f f e ren t  augmenta t ion  schemes.  The  sof tware-  
implemented  f a u l t  to le rance  (SIFT) and fau l t  t o l e ran t  multiprocessor (FTMP) 
pro jec ts  sponsored by NASA Langley Research  C e n t e r  (current ly  under test in 
t h e  Langley AIRLAB) were  followed and t h e  result ing concep t s  considered 
throughout  t h e  IAAC Project ;  however they  did not  d i rec t ly  inf luence cont ro l  
sys tem a rch i t ec tu re  developed for t h e  Tes t  ACT System. 
The  ACT System hardware/sof tware acquisition and test component  (shown at  
t h e  bot tom of Fig. 3 )  was originally intended to cover  t h e  design, fabr icat ion,  
and/or  acquisit ion of a test system for  laboratory test and fl ight test. Due to  a 
reduct ion in NASA funding of t h e  project ,  NASA, Boeing, and Collins, 
ree"aiua Led the task dl.ld su;seq"el.ltiy. reduce; its scope. % V I  - . . I .  - -  --- 1 - A -  -I z-.. W U I K  L U I I I ~ I C L C U  IUI  
th i s  component  includes select ion of a test a i rp lane  and sys tem concept ,  design 
and fabricat ion of t h e  Tes t  ACT Sys tem e lec t ronic  e lements ,  and init ial  
l abora tory  tests and f l igh t  test pianning. These  i t e m s  a r e  repor ted  in Refe rence  
10. Tasks t h a t  w e r e  canceled include a l l  phases  of fl ight tes t ing  and port ions of 
t h e  laboratory evaluat ion and testing. 
Subsequent  to publication of t h e  project  plan, i t  was  concluded t h a t  i t  would b e  
inappropriate  to  conduct  t h e  wind tunnel  tests descr ibed in t h a t  plan under NASA 
funding. The  lab tes t ing of SIFT/FTMP ul t rarel iable  compute r  concep t s  in t h e  
BCAC Digital  Avionic Flight Controls Labora tory  (DAFCL) was  a l so  considered 
t o  b e  beyond t h e  scope  of this  work. Consequently, t h e  e l emen t s  of Figure .3 
shown in subdued pr int  were  deleted f rom t h e  plan. 
2.2 TEST ACT SYSTEM VALIDATION OVERVIEW 
This document  covers  t h e  la tes t  phase of t h e  IAAC program, t h e  Tes t  ACT 
Sys tem Validation testing. T h e  Test ACT Sys tem is descr ibed in Refe rence  10. 
Tha t  r epor t  covered t h e  design, acquisit ion,  and installation in t h e  Boeing 
DAFCL of t h e  Tes t  ACT System. P a r t s  of t h a t  sys tem descr ipt ion document  a r e  
summar ized  in Sect ion 4 and  Section 5 to  properly set t h e  stage for  report ing t h e  
test resul ts  herein.  Lack  of NASA funding for  t h e  f l ight  test phase and  port ions 
of t h e  scheduled laboratory tes t ing led to  t h e  decision to  use  t h e  Test ACT 
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System f o r  a l te rna te  studies. I t  was  mutually agreed t h a t  t h e  design, and tes t ing  
of a new technology fly-by-wire (FBW) ac tua t ion  system in t h e  laboratory using 
t h e  Tes t  ACT System, with some  modifications, would have  mer i t  in providing a n  
opportunity to gain experience and ga the r  d a t a  on a technologically new 
ac tua t ion  system concept.  An ac tua t ion  system incorporating a d i r e c t  dr ive 
valve (DDV) is a candidate  f o r  a FBW system and was chosen f o r  t h e  modified 
T e s t  ACT System test ing in t h e  DAFCL. 
The  test resu l t s  are  reported in t w o  sections: 
1. Tes t s  of the Test ACT System as initially planned and designed for  fl ight 
test using force-summed secondary a c t u a t o r s  to  command t h e  757 test 
airplane elevators; 
2. Tes t  of the FBW ac tua t ion  system using t h e  Tes t  ACT System, modified 
by revising t h e  mechanical  sect ion of t h e  system and incorporating t h e  
d i rec t  drive valve. 
Because of resource l imitations,  tes t ing was reduced in scope  to include only 
open loop tests of t h e  system hardware and software.  A t  t h e  t i m e  of th i s  report ,  
NASA funding is no t  avai lable  to allow completion of t h e  remaining scheduled 
laboratory testing or to e x e c u t e  t h e  fl ight test phase. 
An overall  review and summary  of t h e  IAAC pro jec t  is published in R e f e r e n c e  
11. 
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3.0 SYMBOLS AND ABBREVIATIONS 
3.1 DEFINITIONS 
In th i s  repor t  ce r t a in  common words a re  given special  meaning not  conta ined  in the i r  
dict ionary definitions. The  following t w o  
adjec t ives  ca t egor i ze  t h e  f l ight  safety implicat ions of cont ro l  funct ions as descr ibed in 
FAA Advisory Circular  No. 25.1309-1 (ref. 12). 
These  singular usages a r e  defined below. 
Critical-any funct ion whose loss can  resul t  in a n  immedia te ,  unconditional f l ight  
s a fe ty  hazard. All cont ro l  system e l e m e n t s  providing such funct ions must  be 
operat ing for  cont inued safe flight. 
Essential-any funct ion whose loss c a n  resul t  in a poten t ia l  hazard ,  t h a t  is 
avoidable through appropr ia te  pilot act ion.  Fa i lure  of control  system e l emen t s  
prov.ding such funct ions c a n  be accommodated  without  impact ing f l ight  sa fe ty .  
Table  1 r e l a t e s  t hese  c r i t i ca l i ty  levels to t h e  original IAAC levels and t h e  reliabil i ty 
requirements .  
T h e  FAA cr i t ica l i ty  designations a r e  
t h e  ACT control  sys tem terminology 
used in this  document .  However, fo r  cont inui ty  
used throughout  r e fe rences  2 through 10  will be 
retained.  
"cr i t ical  functions'' 
d igi ta l  compute r s  implement  t h e  "essential functions". 
For  example  t h e  Tes t  ACT Sys tem essent ia l  ana log  compute r s  implement  
(FAA A C  25.1309-l), whereas  t h e  Tes t  ACT Sys tem pr imary  
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Table 1. Test ACT Criticality Levels and Associated Reliability Requirements 
Probability of Original IAAC FAA AC-25-1309 Test ACT System 
Function Loss Criticality Criticality Element 
(On the order of) Designation Designation Designation 
Extremely 
Improbable Crucial Critical 
(1 x 10-9)* 
Essential 
Improbable Critical Essential Primary 
(1 x 10-5)* 
* Probability of loss of function in a flight of 1 hour duration 
The  following two systems a r e  reported on in th i s  document.  
T e s t  ACT System-the ACT System t h a t  is t h e  main subject of th i s  report ,  is 
described in g r e a t e r  detai l  in Ref. 10. Although its Primary sensor redundancy is 
not  sufficient t o  m e e t  production sys t em reliabil i ty standards,  it is suff ic ient ly  
re l iable  for flight test and evaluation. 
Modified Test ACT System-the ACT T e s t  Sys t em with a c t i v e  control  c o m p u t e r s  
(ACCs) modified to i n t e r f a c e  with a fly-by-wire ac tua t ion  system concep t  
incorporating a d i rec t  drive valve (DDV). 
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3.2 ABBREVIATIONS 
A 
ac 
ACC 
ACT 
AFDS 
a m p  
ARINC 
CAPS 
c g  
CMD 
nni I L r  u 
CRT 
CSEU 
DAC 
D/A 
DADC 
DAFCL 
dB 
d c  
deg 
DDM 
DRO 
DDV 
DTP 
EET 
EHSV 
EM1 
ESS 
FAA 
FBW 
ampere  
alternating cur ren t  
Act ive Controls Computer  
Act ive Controls Technology 
Autopilot Flight director  system 
amplifier 
Aeronautical Radio Incorporated 
Collins Adaptive Processing System 
center  of gravity 
command 
---&..-I -,: ..-:& 
LCI I LL ai pi uccaaii 16 UI 11 L 
ca thode  ray tube  
Control  System Electronics Unit 
digitial to analog conversion 
digital t o  analog 
Digital Air Da ta  Computer  
Digital Avionics Flight Controls Laboratory 
decibel 
direct  cur ren t  
degree of arc 
Direct Drive Motor 
Design Requirements  and Objectives 
Direct Drive Valve 
Detailed Tes t  Procedure 
Energy Efficient Transport 
electrohydraulic servovalve 
e lec t romagnet ic  interference 
Essential 
Federal  Aviation Administration 
fly by wire 
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FC 
FCC 
FFWD 
FSEU 
FTMP 
F T P  
HZ 
H/W 
IAAC 
in. 
I/O 
IRS 
IR U 
kPa  
L 
lbf 
LRU 
LVDT 
mA 
m s  
mm 
MTBF 
NZB 
NASA 
Pa 
PAS 
PCU 
PFTP 
P/N 
psi 
R 
RAM 
R F  
Flight Change 
Flight Control  Computer  
feed forward 
Flap/Slat Electronics  Unit 
Fault Toleran t  MultiProcessor 
Flight Tes t  Programmer  
her tz  
hardware 
Integrated Application of Act ive  Controls  Technology to an  Advanced 
Subsonic Transport  Project 
inch 
input/output 
Inertial Re fe rence  System 
Inertial Re fe rence  Unit 
kilo pascal 
left 
pound-f o r c e  
line replaceable  unit 
linear variable different ia l  t ransformer  
milliamperes 
millisecond 
millimeter 
mean t i m e  between fai lures  
normal body accelerat ion 
National Aeronaut ics  and Space  Administration 
pascal 
pitch-augmented s tabi l i ty  
power control  unit 
Preflight Test Panel  
part number 
pounds force per square inch 
right 
random-access memory 
radio frequency 
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RFCSHL 
RFSC 
SCD 
SIFT 
SIN 
SSFD 
s/ w 
TAC 
TACP 
TED 
V 
WLA 
WSl 
Renton Flight Control Systems Hydromechanical Laboratory 
Renton Flight Simulation Center 
Specification Control Drawing 
Software-Implemented Fault Tolerance 
serial number 
signal selection and fault detection 
software 
Test ACT Console 
Test ACT Control Panel 
trailing edge down 
volts 
wing-load alleviation 
work station interface 
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3.3 SYMBOLS 
F 
L 
K M  
K V  
KVP 
KSP 
KCS 
=S 
cA 
C ~ T ~  
K A  
ITH 
E S S ~ ~ ~  
KSA 
KVPD 
KSPD 
K EQ 
‘STH 
K M V P  
KMC 
filter 
limiter 
servo amplifier gain 
motor (DDM) gain 
valve (DDV) gain 
surface actuator  gain 
valve (DDV) position LVDT gain 
valve (DDV) position demodulator gain 
surface position LVDT gain 
surface position demodulator gain 
servo comparator gain 
equalization gain 
servo comparator monitor 
amplifier comparator monitor 
amplifier comparitor threshold 
servo comparator threshold 
modeled valve position gain 
amplif ier  gain 
current equalization threshold 
modeled cur ren t  gain 
Essential elevator command 
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4.0 SYSTEM DESCRIPTION 
4.1 SUMMARY 
The  T e s t  ACT System as described in R e f e r e n c e  10 is an a c t i v e  controls  technology 
(ACT) system implementing pitch augmented stabil i ty,  pitch f ly-by-wire (FBW), and  
wing load alleviation, which includes bo th  maneuver load cont ro l  and gust load 
alleviation. I t  was  designed to b e  test flown in t h e  Boeing 757-200 f l ight  test airplane. 
The  system consists of t w o  major functional elements.  The  f i rs t ,  a n  ul t rarel iable  
quadruple analog core,  called t h e  Essential system, provides basic  pi tch augmented  
s tabi l i ty  (PAS) and FBW, which a r e  "critical" functions,  and  must  b e  operat ional  f o r  
safe flight. The  second e l e m e n t  of the T e s t  ACT system is a quadruple set of digi ta l  
!t 
provides scheduled stabil ization and enhanced maneuver charac te r i s t ics  to yield Level 
1 handling quali t ies as described in Figure 4. Loss of t h e s e  noncrit ical  funct ions will 
no t  necessarily result  In a t h r e a t  to flight safety,  h t  could lead to a potent ia l  f l ight  
hazard t h a t  could be avoided through appropriate pilot action. 
Prim2ry ccmpnters with  2dditinnal senssrs and mere cemprehensive centre! !aws. 
The  e lec t ronic  equipment is mounted in consoles (fig. 5 )  so it c a n  be readily tes ted  in  
t h e  laboratory and then  moved into the airplane with a minimum of dismantling. The  
major hardware e l emen t s  are: 
Console No. 1 
L e f t  half - Hewle t t  Packard HP2645A t e rmina l  
Right  half - Three  fl ight deck cont ro l  panels ( a t  t h e  top) 
- Four Collins adap t ive  processing sys t em (CAPS) test 
adap te r s  
Console No. 2 
L e f t  half - Four a c t i v e  control  compute r s  (ACCs) 
Right  half - Four ACC breakout panels 
- Power control panel  (at t h e  bot tom) 
Figure 6 is a photograph of t h e  system's e lec t ronic  hardware,  with t h e  ACCs and t h e  
cont ro l  panels in t h e  background and the sensors in t h e  foreground. T h e  t w o  uni ts  at 
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Aircraft Demands on the pilot in selected 
characteristics task or required operation 
YeS 
Handling 
Pilot walities 
rating lev& 
r warrant without I 
Fair-some mildly Minimal pilot compensation required 
unpleasant for desired performance 
deficiencies 
Yes 
Is adequate 
performance Vo 
obtainable Deficiencies 
with a require 
tolerable improvement -+ -+ 
pilot 
workload? 
Yes 
3 
Excellent-highly Pilot compensation not a factor 
desirable for desired performance 
Good-negligible 
deficiencies for desired performance 
Pilot compensation not a factor 
Major Considerable pilot compensation 
deficiencies required for control 
Major Intense pilot compensation 
deficiencies required to retain control 
8 
9 
Minor but Desired performance requires 
annoying moderate pilot compensation 
deficiencies 
' 
Pilot decisions 
Moderately Adequate performance requires 
objectionable considerable pilot compensation 
deficiencies 
10 Major 
deficiencies portion of required operation 
Control will be lost during some 
Very objection- Adequate performance requires 
able but tolerable extensive pilot compensation 
deficiencies 
Major Adequate performance not attainable 
deficiencies with maximum tolerable pilot compen- 
sation; controllability not in question 
~ 
7 
3 
Figure 4. Cooper-Harper Pilot Opinion Rating Scale 
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t h e  f r o n t  of t h e  photograph a r e  quadruple-column fo rce  t ransducers;  for  laboratory 
opera t ion  they  a r e  mounted with a n  operating lever a t o p  ACT Console  No. 2 ( they  c a n  
b e  seen  at t h e  upper r ight  of F igure  5 ) ,  so t h a t  t h e  lever  se rves  as a s imulated cont ro l  
column for t h e  laboratory test. Figure 7 is  a closeup of t h e  t h r e e  cont ro l  panels. 
T h e  Tes t  ACT System was  installed in a work s ta t ion  a t  t h e  Boeing Digi ta l  Avionics 
Fl ight  Controls  Labora tory  (DAFCL), as shown in Figure 8. The  Tes t  ACT Sys tem 
consoles  a r e  as shown at  t h e  l e f t  side of t h e  figure.  The  t h r e e  ta l l  consoles  a t  t h e  
r ight  s ide of t h e  f igure  a r e  t h e  work s ta t ion in t e r f ace  (WSI)  unit. In t h e  f i r s t  phase of 
tes t ing ,  this  equipment  was  run with the ac tua t ion  funct ion and t h e  a i rp lane  a c t u a t o r s  
s imula ted  electronical ly .  In t h e  second phase of tes t ing,  th i s  e lec t ronic  equipment  was  
modified to in t eg ra t e  with a selected FBW ac tua t ion  assembly, shown in Figure 9, 
including a d i r ec t  d r ive  valve (DDV) module and ac tua t ion  loop. 
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4.2 TEST ACT SYSTEM 
Figure  10 is a block diagram of t h e  Tes t  ACT System archi tec ture .  The  genera l  
a r r angemen t  of Figure 10 shows sensors s i tua ted  a t  t h e  le f t ,  t h e  compute r s  in t h e  
c e n t e r ,  and t h e  servoac tua tors  at  t h e  right side. The  Tes t  ACT System is shown within 
t h e  heavy dashed l ine to sepa ra t e  it f r o m  t h e  airplane equipment  with which i t  
in te r faces .  The  redundancy limitations of t h e  Primary sys tem a r e  shown in t h e  boxes 
represent ing 757 sensors a t  t h e  le f t  and t h e  t r im  sys tem at t h e  bot tom of t h e  figure. 
N o t e  t h a t  t h e  Essent ia l  sensors for column fo rce  and dedica ted  pi tch r a t e  a r e  
quadruple. (The t e r m  "dedicated" distinguishes t h e  quadruple  pi tch-rate  gyro  inputs, 
serving t h e  Tes t  ACT System only, f rom t h e  lower reliabil i ty Pr imary  p i tch- ra te  
s ignals  coming f rom t r ip le  Iner t ia l  Reference  Sys tems (IRS)). 
T h e  autopi lot  Flight Cont ro l  Computer  (FCC)  and t h e  Control  Sys tem Elec t ronics  Unit 
shown at t h e  bot tom of t h e  diagram in F igure  10 a r e  both  cont ro l  compute r s  t h a t  a r e  
p a r t  of t h e  existing a i rp lane  equipment. Similarly, t h e  ai leron and e l eva to r  power 
con t ro l  uni ts  (PCUs), shown at t h e  right s ide of Figure 10 a r e  existing 757 equipment .  
Con t ro l  and display panels and t h e  system console a r e  in t h e  Tes t  ACT Sys tem box a t  
t h e  upper left .  Fo r  t h e  sake  of diagram c la r i ty ,  a l l  redundant  connect ions,  whether  
dual,  t r iple ,  o r  quadruple, a r e  represented by single lines. 
4.2.1 ESSENTIAL SYSTEM 
T h e  Essent ia l  system, which must perform with ex t r eme ly  high reliabil i ty,  compr ises  
t h e  column fo rce  sensors, dedica ted  pi tch-rate  sensors, Essent ia l  analog computers ,  
and e leva tor  secondary servos. This is t h e  quadruple, simple, high-reliability sys tem 
t h a t  a lways ope ra t e s  t o  provide acceptab le  a i rplane handling cha rac t e r i s t i c s  in t h e  
pi tch axis, for  a l l  a l lowable center-of-gravity locations. T h e  FBW funct ion is  
gene ra t ed  by t h e  column fo rce  sensors and a s imple,  dual-gain feedforward cont ro l  law 
in t h e  analog computers  coupled to the servo  controlling e a c h  e leva tor  surface.  Short-  
period pi tch s tabi l i ty  augmenta t ion  is provided by t h e  p i tch- ra te  gyros and a s imple 
dual-gain feedback  cont ro l  law. Both of t hose  cont ro l  func t ions  a r e  avai lable  for  safe 
f l ight  if t h e  e n t i r e  Pr imary  sys tem 
command  includes a voted su r face  
provide Level  1 handling qual i t ies  
fails. In normal  operat ion,  t h e  Essent ia l  su r f ace  
command f rom t h e  P r imary  sys tem commands  to  
in pitch.  By keeping t h e  Essent ia l  sys tem very 
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s imple  and f r e e  of e l abora t e  gain schedules  and reconf iguration provisions, t h e  
e s t ima ted  reliabil i ty m e e t s  t h e  flight c r i t i ca l  sys tem requi rement  (probabili ty of 
funct ion loss is less than  for  a I-hour flight). 
4.2.2 PRIMARY SYSTEM 
T h e  Pr imary  sys tem uses  t h e  airplane sensors  shown at t h e  l e f t  in Figure 10, t h e  wing 
acce lerometers ,  t h e  quadruple  Primary d ig i ta l  computers ,  and t h e  a i rp lane  t r im  
sys t em t o  provide speed s tabi l i ty  augmentat ion,  e leva tor  offload, and wing-load 
alleviation. As shown in t h e  diagram, t h e  wing-load al leviat ion funct ion is ca r r i ed  
through computa t ion  of t h e  servo  command, which is monitored and made  pa r t  of t h e  
redundancy management  process  in the  computer ;  bu t  no ai leron secondary servos 
w e r e  planned for  a i rp lane  installation. T h e  test airplane does  not have  t h e  full  
complement  of Pr imary  sensors; therefore ,  l imited cross-strapping is required to 
provide each  compute r  with d i r ec t  coupling to a comple t e  sensor set. For  example ,  
t h e  c e n t e r  1RS is  connec ted  to two  Primary computers .  
The  Pr imary  sys tem also cont r ibu tes  to short-period pi tch augmenta t ion  and  t h e  fly- 
by-wire feedforward cont ro l  law;  for  t h e  l a t t e r  i t  requires  column fo rce  sensor input. 
The  dedica ted  column fo rce  sensors a r e  hardwired t o  t h e  Essent ia l  compute r s  fo r  
reliabil i ty.  Column f o r c e  is a buffered output  f rom t h e  Essent ia l  compute r s  to  t h e  
Pr imary ,  so t h a t  a ca t a s t roph ic  failure in t h e  Pr imary  input sys tem canno t  affect t h e  
Essent ia l  column fo rce  input. 
a 
The  Pr imary  compute r  is a minicomputer der ived f rom t h e  Collins F C C  701, which is  
t h e  Autopilot/Flight Di rec tor  System compute r  for  t h e  Boeing 757 and 767 airplanes.  
I t s  high throughput and memory  capaci ty  enable  i t  to be programmed for  t hese  d iverse  
functions: 
o 
o 
o 
o Self- tes t  and self-monitor functions 
o 
o 
Cont ro l  laws for  t h e  a c t i v e  control  and  fly-by-wire funct ions l isted above  
Pr imary  sys tem redundancy management and reconfigurat ion cont ro l  
Pref l igh t  test of t h e  comple t e  Test ACT System, including t h e  Essent ia l  channels  
Sensor signal se lec t ion  and fai lure  de t ec t ion  
Fl ight  c r e w  communica t ion  and control via t h r e e  f l ight  deck  panels  
o Maintenance in t e r f ace  via t h e  Test ACT Console  
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Redundancy management design issues include t h e  down-mode s t r a t egy  for  sequent ia l  
fa i lures  in sensor sets; t h e  choice  made  for  t h e  Tes t  ACT System is "4-3-2-0"; t h a t  is, 
no operat ion on a sensor s ignal  is allowed if only a single valid input is available.  The  
Tes t  ACT System has  upmode capabi l i ty ,  requiring a renewed valid signal f rom both 
inline monitor and comparison monitors. 
Pref l igh t  test control  is another  la rge  assignment  for  t h e  Pr imary  computer .  In t h e  
Tes t  ACT System, t h e  u l t ima te  voting plane is t h e  d e t e n t  vo te  at t h e  a c t u a t o r  f o r c e  
summing shaf t .  Proper d e t e n t  opera t ion  is c r i t i ca l  and  a "soft de t en t "  test must  b e  a 
pa r t  of preflight. This requires  t h a t  t h r e e  P r imary  compute r s  disengage the i r  
respec t ive  Essential servo a c t u a t o r s  while t h e  fou r th  Pr imary  tests i t s  assoc ia ted  
a c t u a t o r  de ten t .  Two solenoid valves in ser ies  provide redundant  capabi l i ty  for  se rvo  
shutdown. T h e  de ten t  compara to r  includes a means  of Essent ia l  channel  osci l la tory 
fai lure  de t ec t ion  by providing d i f f e ren t  set and r e se t  t i m e  delays on t h e  compara tor .  
T h e  "Test ACT Console" block in Figure 10 represents  t h e  Tes t  ACT Sys tem s t ruc ture .  
In the  laboratory,  t he  console is t h e  housing and mounting for  t h e  e n t i r e  sys tem excep t  
t h e  servos; in the test airplane i t  c a r r i e s  t h e  e n t i r e  sys t em excep t  t h e  servos,  t h e  
sys tem sensors, and t h e  t h r e e  f l ight  deck  panels. This a r r angemen t  minimizes  t h e  
in te rconnec t ion  changes needed in a move f rom labora tory  to airplane.  
4.2.3 FEATURES OF THE ARCHITECTURE 
This sec t ion  describes some  a rch i t ec tu ra l  f e a t u r e s  of t h e  Tes t  ACT System t h a t  a r e  
not  evident  f rom the foregoing descr ipt ive t e x t  and t h e  block diagram shown in Figure 
10. 
T h e  Essent ia l  system provides a survivable c o r e  t h a t  enables  t h e  airplane t o  g e t  home 
in case of any  failure or  fa i lures  within t h e  digi ta l  Pr imary  system. The  Essent ia l  
sys tem was  implemented in analog to achieve  high reliabil i ty and  funct ional  isolation. 
T h e  Pr imary  system was  implemented  digitally to t a k e  advan tage  of g r e a t e r  
processing capabili ty and flexibility. Should t h e  digi ta l  fa i lure  b e  in t h e  form of a 
hardover  signal, protect ion is a f forded  by t h e  inser t ion of a l imi te r  be tween t h e  digi ta l  
ou tpu t  and t h e  pitch servo  ac tua to r s ,  l imiting t h e  e l eva to r  command in a l l  f l igh t  
modes to  less than t h a t  which would resul t  in a normal  acce lera t ion  of lg. 
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T h e  simplicity of t h e  analog Essential  sys tem,  with i t s  resu l tan t  low single-channel 
mean  t i m e  be tween fai lure  r a t e  (MTBF g r e a t e r  t han  1 0 K  hr), and ca re fu l  avoidance of 
any  pa th  by which fai lure  of o n e  channel c a n  con tamina te  another  channel  reduces  t h e  
risk associated with FBW and ac t ive  cont ro l  implementat ion.  Cross-channel 
communica t ion  implementa t ion  was  found to  b e  incompatible  with these  objectives.  
Therefore ,  t h e  Essent ia l  sys tem was  selected to be  brick-walled-that is, t h e  channels  
must  b e  isolated f rom one  another  through al l  e l ec t r i c  paths. This requires  t h a t  a l l  
monitoring is done inline r a the r  than cross-channel, and al l  input vot ing must  b e  
per formed individually in each  channel. Monitors in t h e  Pr imary  sys tem,  on  t h e  o ther  
hand, depend heavily upon cross-channel comparison. 
a 
In t h e  Tes t  ACT Sys tem configuration, as shown in F igure  10, t h e  brick-walled 
separat ion of Essent ia l  channels  is maintained throughout t h e  e lec t ronics  and ends at 
t h e  output  of t h e  secondary servo  ac tua tors .  H e r e  t h e  four-channel ou tpu t s  a r e  
force-summed in t h e  sha f t  t h a t  controls t h e  power cont ro l  a c t u a t o r s  driving t h e  
elevators .  This is t h e  f inal  voting plane. 
Earl ier  IAAC s tudies  indicated t h a t  the probability of a loss of funct ion is  less  t han  
in a one-hour f l ight  and could b e  m e t  with a three-channel  Pr imary  system. 
However, a l l  t h r e e  channels  must  be  avai lable  for  dispatch,  a s t ipulat ion t h a t  would a 
affect schedule reliabil i ty.  The  preferred solution is a quadruple Pr imary  sys tem t h a t  
c a n  b e  dispatched with one  channel  down. 
Asynchronous operat ion of t h e  redundant digi ta l  compute r s  was  chosen for  th i s  
application. Low bandwidth inputs  and high sampling r a t e s  minimize t h e  t i m e  offset 
inherent  in asynchronous operat ion systems. 
With t h e  discussed a rch i t ec tu ra l  choice: 
o The  sys tem to l e ra t e s  a worst-case common-mode digi ta l  fau l t  
o The  sys tem can  t o l e r a t e  any  two sequent ia l  fa i lures  with no  reduct ion in 
per formance  
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The  high-reliability analog portion of t h e  sys tem is a lways  o n  l ine and  requires  no 
switching 
Digi ta l  computers  a r e  used for  the i r  unique cont ro l  law and redundancy 
management  capabili ty 
The  concep t  provides very high fau l t  isolation cove rage  
In summary, t h e  Tes t  ACT Sys tem is hybrid and combines  t h e  sa fe ty  of s imple analog 
compute r s  with the pe r fo rmance  and versat i l i ty  of digi ta l  computers .  
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4.3 MODIFIED TEST ACT SYSTEM 
T h e  following is a descr ipt ion of t h e  modified Tes t  ACT Sys tem detai l ing t h e  hardware  
changes  required to in t e r f ace  t h e  Test ACT Sys tem to  a FBW ac tua t ion  sys tem 
fea tur ing  a d i r ec t  d r ive  valve (DDV) as t h e  control l ing e lement .  The  block diagram in 
F igure  11 shows t h e  modified Tes t  ACT System archi tec ture .  T h e  changes  f rom t h e  
Tes t  ACT System a rch i t ec tu re  (fig. 10) consis t  of t h e  removal  of t h e  e l eva to r  
secondary servo-actuators  and hydraulic P C U s  and their  rep lacement  with DDV 
modules and hydraulic rams. Changes w e r e  l imited to t h e  ac tua t ion  mechanism 
ha rdware  and t h e  ACC ou tpu t  and monitor sections.  The  test f ix tu re  used to  develop 
and test this FBW ac tua t ion  concep t  is descr ibed in Sect ion 4.3.3. 
As was  done with t h e  Tes t  ACT System, a FBW ac tua t ion  sys tem concep t  was  def ined 
as a baseline for  developing a F B W  ac tua t ion  integrat ion test sys tem for  use in t h e  
DAFCL. Figure 12 is a diagram showing this  baseline FBW ac tua t ion  sys tem concept .  
Four  ACCs a r e  uti l ized in t h e  system, e a c h  having le f t  and r ight  ou tput  sections.  The  
A C C s  dr ive t w o  DDV modules t h a t  in tu rn  con t ro l  t h e  su r face  ac tua tors .  The  d iagram 
a lso  shows t w o  quadruple sets of linear var iab le  d i f fe ren t ia l  t r ans fo rmers  (LVDTs) 
providing feedback  to t h e  cont ro l  computers  for  bo th  valve position and su r face  
position. Each of t h e  t w o  DDV modules is served by a sepa ra t e  output  channel  f rom 
e a c h  of t h e  ACCs. 
F igu re  12 shows t h e  c o n t e n t  of t h e  DDV module made  up  of these  elements:  
1. The  d i r ec t  d r ive  motor  (DDM) having four  coils, one  for  e a c h  ACC. 
2. A t r ip le  t andem cont ro l  valve (d i rec t  d r ive  valve) to  se rve  t h e  t h r e e  a c t u a t o r s  
used for  driving one  elevator .  
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3. A t r ip le  tandem cen te r ing  valve to move t h e  s u r f a c e  to i t s  neut ra l  position in 
t h e  event of loss of sur face  control .  
4 .  A reconfiguration valve consisting of a solenoid a c t u a t e d  shu t t l e ’  valve t h a t  
determines whether  t h e  cont ro l  valve (DDV) or t h e  cen te r ing  valve h a s  cont ro l  
of t h e  surface. 
R e c e n t  advances in solid state cu r ren t  amplif iers  and  in magnet ic  mater ia l s  have  made  
t h e  d i r ec t  dr ive motor  (DDM) a good candida te  for  t h e  controlling e l emen t  in a FBW 
system. This FBW ac tua t ion  sys tem concept  is of l ighter  weight  and lower cost than  a 
fly-by-wire actuat ion sys tem composed of multiple su r face  a c t u a t o r s  (similar to  Tes t  
ACT System) controlled by secondary servos. The  use of a DDV module in p lace  of 
multiple secondary a c t u a t o r s  e l imina tes  t h e  cen t r a l  force-summing sha f t  of t h e  
original Tes t  ACT Sys tem f l ight  test ac tua t ion  scheme  and permi ts  t h e  assignment  of 
one  DDV module for  each  of t h e  t w o  elevators ,  thus  res tor ing  t h e  aerodynamic  
redundancy of the original test airplane.  
4.3.2 TEST ACT SYSTEM MODIFICATIONS 
To in t e r f ace  the  Tes t  ACT compute r s  with a d i r ec t  dr ive valve (DDV) module requires  
a number of changes to t h e  servo  arch i tec ture .  Some of t h e  changes  a r e  demanded by 
t h e  charac te r i s t ics  of t h e  DDV, and some a r e  chosen  as a par t icu lar  approach  among a 
number of possibilities. 
T h e  following sections descr ibe  t h e  changes to  t h e  hardware  and reasons for  t h e  
changes. Section 6.2 h a s  addi t ional  discussion of t h e  changes  with cor re la t ion  to test 
act ivi t ies .  
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4.3.2.1 Essential (ESS) Computer Channel Output Modifications 
O n e  of t h e  pr imary changes  required of t h e  ACCs is t h e  addition of two  independent  
c u r r e n t  amplif ier  stages t o  t h e  output sec t ion  of e a c h  Essent ia l  (ESS) compute r  
channel .  
The  most  significant cha rac t e r i s t i c  of t h e  DDV module t h a t  demands  a major change  
to  t h e  hardware  is  t h e  additional power required to  ope ra t e  t h e  d i r ec t  d r ive  motor  
(DDM). With t h e  previous ac tua t ion  system using electrohydraul ic  servovalves  (EHSV) 
as def ined in the  Tes t  ACT System Description document  ( ref .  IO), e a c h  dr iver  is 
required to provide 14 mil l iamperes  (mA) of cur ren t .  For  t h e  DDM, e a c h  channel  is  
required to source  800 mA of cu r ren t  to provide full  au thor i ty  with only t w o  channels  
opera t iona l  and 1.25 amperes  for  chip shearing capabili ty.  To supply this  increased 
cu r ren t ,  a high cu r ren t  opera t iona l  amplifier was designed in to  t h e  servo c i rcu i t  and 
t h e  power supply was  modified to  power t h e  cu r ren t  amplifier. 
T h e  servo  cont ro l  loop implemented  is der ived f rom t h e  suggested servo  cont ro l  loop 
provided by Moog Inc., Ai rcraf t  Controls Division, t h e  DDV module manufac turer .  
This  approach uses both DDV position feedback  and su r face  a c t u a t o r  position 
feedback.  This method is chosen for  a number of reasons. F i r s t ,  wi th  DDV position 
feedback ,  magnet ic  and f r ic t iona l  hysteresis effects of t h e  DDV unit  on sys tem 
pe r fo rmance  a r e  essent ia l ly  eliminated. This reduct ion means  improved su r face  
response. Second, DDV position i s  considered impor tan t  in fa i lure  monitoring, which 
will be  discussed in Sect ion 4.3.2.2. Thirdly, with DDV position feedback,  when one  of 
t h e  four  channels  is shut  off d u e  to a fai lure ,  t h e  o the r  channels  tend to compensa te .  
For  equal  commands  pe r  unit  of surface position e r ror ,  t h e  t o t a l  c u r r e n t  to  t h e  DDM 
does  not  dec rease  by 25% increments  with t h e  loss of e a c h  channel  as i t  would with no  
DDV position feedback. Table  2 compares t h e  reduct ion in t o t a l  cu r ren t  fo r  t h e  
implemented  cont ro l  loop. 
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Table 2. Relative DDM current for reduced system channel redundancy with and without DDV 
position feedback. 
Total Motor Current 
Number of Percent with Percent without 
active channels valve position feedback valve position feedback 
4 100 100 
3 99 75 
2 97 50 
1 *  91 25 
There is no requirement for single channel operation. 
When studying Table 2 it is  impor tan t  t o  no te  t h a t  t h e  reduct ions in t o t a l  motor  
c u r r e n t  do  not  mean full DDV position is no t  achievable .  For t h e  DDM, approximately 
1.6A t o t a l  motor cu r ren t  (0.4A in e a c h  of 4 coils)  is required to  obtain full  valve 
s t roke.  The  motor manufac turer  h a s  given t h e  coi ls  a 1.25A maximum cont inuous 
cu r ren t  rating. To p ro tec t  t h e  coi ls  t h e  servo  cu r ren t  ampl i f ie rs  a r e  l imited to  1.25A. 
To ta l  cu r ren t  available to  t h e  motor  with four channels  operat ing is  5.OA. Ful l  valve 
s t roke  is a t ta inable  fo r  a l l  bu t  t h e  single channel  opera t ing  case. 
T h e  servo loop closure implemented  is shown in F igure  13. Gains for  t h e  diagram a r e  
given in Table  3. As  shown in t h e  figure,  t h e  DDM re la t ive  position is a sum of t h e  
c u r r e n t s  of t h e  four individual channels. In th i s  a r c h i t e c t u r e  t h e  four cu r ren t s  to t h e  
motor  a r e  individually computed.  This means  t h a t  s t a t i c  offsets of t h e  feedback  
LVDTs, t h e  servo electronics ,  and  of t h e  ESS command  will show up as d i f fe rences  in 
t h e  cu r ren t s  t o  t h e  DDM. During ear ly  se rvo  a rch i t ec tu re  evaluat ions i t  was  
recognized t h a t  th i s  might  cause  la rge  (400-600 mA) opposing cu r ren t s  a t  null 
command. T o  al leviate  this,  an  equal izat ion c i rcu i t  is  a l so  implemented  t o  minimize 
s t a t i c  currents .  This funct ion is a l so  shown in F igure  13. Amplifier cu r ren t s  t h a t  
exceed  a threshold of 100 mA a r e  in tegra ted  with a 100-second t i m e  cons t an t  and t h e n  
subt rac ted  f rom the  amplif ier  command. The  equal izat ion is l imited so t h a t  only 400 
mA of c u r r e n t  will be canceled.  One  concern  with this  approach  is t h a t  s ince t h e  coi l  
c u r r e n t  is a lways equalized toward  zero,  r ea l  valve commands  a r e  a l so  equalized. The  
t i m e  cons t an t  is such t h a t  t h e r e  is no not iceable  reduct ion in cont ro l  capabi l i ty  at  
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Table 3. Modified Test ACT Closed Loop Servo Gains (fig. 13) 
Identifier 
E~%KI  = 0.25Vldeg 
Fl 
Ll 
F2 
F3 
SA 
L4 
KM 
KV 
KSA 
KSP 
KSPD 
KVP 
KVPD 
KCS 
CSTH 
KA 
ITH 
KEQ 
L2 
CAT, 
2o VIV - 
-A +11 34 
= f 8.6V 
VIV - 
S + 1  
10.6 
VIV - 
- s + 1  
91 1 
= 3.0AN 
= f 1.25A 
= 1.37 X 1 O4 m1A (0.0055 in./A) 
= 6.7 X 10" m3/sec/mm 
= 2.3 X lo5 deg/m3 
= 0.1 8V acldeg 
= 0.71 VIV ac 
= 0.61 6V aclmm (1 5.4V aclin.) 
= 32.5 V N  ac 
= 1.05VN 
= f 3.0V (f 0.15 mm) 
= 1.OVIA 
= f O.lV(f 0.1A) 
= 0.06VN 
= 2.26V(* 0.8A) 
= f 0.6V (f 0.6A) 
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0 ,  
cont ro l  frequencies. This is  t h e  classic monitoring problem, where tes t ing of a c t u a l  
hardware/sof tware is required t o  validate t h a t  t h e  t i m e  cons t an t  and threshold have no 
adve r se  impac t  on system performance and y e t  properly t r a p  failures. 
An a l te rna t ive  servo loop closure would include voters.  If t h e  ESS command i s  voted 
b e f o r e  i t  goes  to t h e  servo loop, then e a c h  servo would b e  using identical  commands. 
This would al leviate  cu r ren t  differences due to t h e  independence of t h e  commands. 
Since t h e r e  would s t i l l  b e  tolerances and o f f s e t s  in t h e  se rvo  loops, ano the r  vo te r  
would b e  inserted just  prior to t h e  current  amplifier.  All t h e  cu r ren t s  would t h e n  b e  
ident ical ,  excep t  for minor e r r o r s  due to t h e  amplifier i tself  and equalization would 
no t  b e  needed. Use of th i s  approach involves extensive crossfeeding of signals 
b e t w e e n  channels. For t h e  Test ACT Sys tem this  was seen as a significant deviation 
f rom t h e  brick wall archi tecture .  Since t h e  equalization approach seemed viable, it 
was  ag reed  t h a t  t h e  brick wall would be maintained up to  t h e  DDM. 
4.3.2.2 Monitoring Changes 
In t h e  Tes t  ACT Sys tem ac tua t ion  scheme, t h e  output  monitors depended upon t h e  
mechanical  configuration of t h e  elevator secondary servos and their  f o r c e  summing 
shaft .  None of those mechanisms is present  in t h e  FBW ac tua t ion  design concept ;  
hence  t h e  output  monitors must t a k e  a wholly d i f fe ren t  form. 
A major a spec t  of t h e  modified Test ACT System a r c h i t e c t u r e  is t h a t  a jammed 
cont ro l  valve (DDV) must be  detected and  t h a t  servo system shutdown occur s  be fo re  
t h e  su r face  moves f a r  enough to cause a n  unsafe  condition. If one  jams, a l l  t h r e e  
valves  (in t h e  t r iple  tandem configuration) will be  s tuck and t h e  su r face  will cont inue 
to move at a r a t e  dependent on the position of t h e  valve. Since t h e r e  a r e  t w o  
independent e levator  servos, one for  each  e leva tor  as described in Sect ion 4.3.1, only 
one  su r face  will cont inue to move. The funct ional  e levator  will tend to c o u n t e r a c t  t h e  
failure. However, s ince this  asymmetr ic  e leva tor  ac t iv i ty  would put a n  undesirable 
t w i s t  moment  on t h e  ta i l  assembly, t h e  counteract ion of t h e  o ther  s ide was  not  
considered when determining t h e  reaction t i m e  required to  shut  down t h e  jammed 
servo. 
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Another  a spec t  is su r f ace  blowdown, which occurs  when t h e  aerodynamic  loads on t h e  
sur face  exceed  the hinge moment  capabi l i ty  of t h e  ac tua to r s .  This is a n  unusual 
condition, bu t  the sys tem must  b e  to le ran t  of i t  and not  shut  down. With t h e  EHSVs, 
t h e  sys tem used fo rce  link position t h a t  was  proport ional  to commanded su r face  
position. If there  was  a blowdown si tuat ion,  t h e  force link, which only drove  t h e  PCU 
valves, did not  de t ec t  it. With t h e  DDV ac tua t ion  sys t em using a c t u a l  su r f ace  position 
monitoring, t h e  blowdown is d e t e c t e d  as an  e r r o r  be tween  su r face  command and 
su r face  position. 
The  monitoring technique se lec ted  f o r  de tec t ion  of these  s i tuat ions is shown in t h e  
modified Tes t  ACT servo a m p  diagram of F igure  13. T h e  servo  compara to r  (Cs) 
monitors  DDV response by comparing su r face  position e r ro r  to DDV position. This 
approach fulfi l ls  both of t h e  above  c r i t e r i a  (DDV jam and su r face  blowdown detect ion) .  
If t h e  valve is jammed, t h e  valve position will not  t r a c k  t h e  command. As t h e  su r face  
in tegra tes  t h e  jam position, t h e  d i f fe rence  be tween DDV position and su r face  position 
e r ro r  will get larger. When t h e  d i f fe rence  exceeds  a threshold,  t h e  compara to r  t r ips  
and a servo  disengage sequence is ini t ia ted.  If  a blowdown occurs ,  t h e  DDV will t r a c k  
t h e  su r face  e r ror  even  though i t  has  no  effect on t h e  su r face  i tself .  The re  will no t  be 
a d i f f e rence  between t h e  signals and t h e  compara to r  will no t  t r ip .  The  threshold for  
C was  se lec ted  to be approximately 0.15 mm (37.5%) of valve s t roke;  t h a t  is, if t h e r e  
was  a d i f fe rence  of 0.15 mm between t h e  valve command and i t s  a c t u a l  position, t h e  
compara to r  would trip.  This value was e s t ima ted  to  b e  low enough to d e t e c t  a l l  
failures,  y e t  high enough t o  preclude nuisance trips.  
S 
T h e  l imiter  ( L l )  shown in Figure 1 3  is seen  immedia te ly  before  t h e  pickoff point  for  
t h e  Cs signal. This l imi te r  prevents  nuisance monitor  t r ips  d u e  to a s symet r i c  
compara to r  signals. Also, s ince  t h e  su r face  position e r ro r  could cause  t h e  DDV t o  
exceed  i t s  mechanical l imit  of 0.45mm, t h e  l imi te r  is implemented  to ensure  t h a t  
signals to  t h e  compara tor  l imit  at approximately t h e  s a m e  value. T h e  l imiter  is set to  
0.4 mm, which is t h e  s t roke  required for  full  flow f rom t h e  DDV. An added f e a t u r e  of 
t h e  l imiter  is that i t  p revents  t h e  DDV reaching t h e  mechanica l  s tops  for  la rge  
command signals. 
The  servo compara tor  d e t e c t s  e r ro r s  of t h e  DDV and  of t h e  su r face  command;  but,  i t  
does  not  d e t e c t  failures of t h e  servo amplif ier .  To d o  this,  ano the r  compara to r ,  cal led 
t h e  ampl i f ie r  comparator  (cA), was  added,  and is a l so  shown in F igure  13. 
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T h e  servo  e lec t ronics  a r e  duplicated,  wi th  some simplifications,  and then  t h e  rea l  
c u r r e n t  to t h e  DDV is compared  against  t h e  modeled cur ren t .  If the i r  d i f f e rence  
exceeds  a threshold,  an  e lec t ronic  failure has  occurred  and t h e  servo  amplif ier  is 
disengaged. The  threshold is set a t  600 mA, approximately 50% of t h e  amplifier 's  
c u r r e n t  limit. 
I t  was  mentioned in Sec t ion  4.3.1 tha t  t h e  a i rp lane  would have t w o  DDV modules, o n e  
for  t h e  r ight  e leva tor  and one  for  t h e  left. The  servo loops a r e  a lso dupl icated,  one  for  
t h e  r ight  DDV module and one  for  the le f t .  The re  is no monitoring be tween t h e  t w o  
e l eva to r  surfaces .  The  approach is to leave  t h e  DDV modules as independent as 
possible, which allows one  to  cont inue to funct ion if t h e  o the r  fails. 
The  modified Tes t  ACT Sys tem engage logic is revised to  accommoda te  both a l e f t  and  
r igh t  channel  to i t s  respec t ive  DDV module. If a fai lure  of t h e  su r face  command t h a t  
affects both sur faces  is  de t ec t ed ,  for example  due t o  a loss of valid pi tch r a t e ,  bo th  
se rvo  ampl i f ie rs  of t h e  fai led channel a r e  disabled. However, if a single Cs monitor  
detects a fau l t  of one  servo,  only t h e  failed DDV module is  shut  down. When a fai lure  
is  de t ec t ed ,  t he  servo  amplif ier  is disengaged so t h a t  i t  c a n  no  longer output  cu r ren t  to 
t h e  coil. A t  t h e  s a m e  t i m e ,  a 28V d c  engage enable  d i sc re t e  is removed.  To  disengage 
t h e  servo, t h e  d i sc re t e  must  be removed by a l l  four  ACCs. This allows any subset  of 
compute r s  t o  cont ro l  t h e  DDV while t h e  fai led channels  a r e  inhibited f rom 
contr ibut ing e r r a n t  currents .  
4.3.2.3 Hardware Modifications 
The  ACCs were  modified to in te r face  wi th  t h e  FBW ac tua t ion  test sys t em in t h e  
DAFCL. A brief descr ipt ion of t h e  hardware modifications is  given in t h e  following 
paragraphs. I t  was decided t h a t  t h e  changes would b e  documented  in t h e  s a m e  fashion 
used for  t h e  Boeing 757/767 f l ight  tes t  programs. A "Flight Change" is wr i t t en  t h a t  
descr ibes  in de ta i l  t h e  physical rework done  to  t h e  units, t h e  markings to  ind ica te  
s t a tus ,  and t h e  re tes t ing  instructions.  By using t h e  Flight Change  (FC) procedure  ( see  
Sec t ion  5.2 f o r  details), suff ic ient  configurat ion con t ro l  and  airworthiness  a r e  
maintained.  
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T h e  most  significant change  to t h e  ACCs was  t h e  addi t ion of t h e  cu r ren t  amplifiers. 
Since simple linear amplif iers  w e r e  used, t h e r e  was  a fa i r  amoun t  of h e a t  to b e  
dissipated,  and heat sinks w e r e  required. The  only space  avai lable  in t h e  chassis t o  
mount t h e  amplif iers  with heats inks was  on t h e  r ea r  panel. A p la t e  of aluminum was  
designed to mount t h e  amplif iers  with a f e w  associated resis tors  and capaci tors .  This 
assembly was  then wired to  t h e  r ea r  connec tor  board and bol ted on s tandoffs  to t h e  
r e a r  panel. 
A t  least  3A of both plus and minus d c  cu r ren t  w e r e  required to dr ive t h e  amplifiers. 
T h e  vol tage had t o  be high enough to  overcome back  EMF of t h e  motor;  2 15V d c  was  
not  adequate .  The existing power supply had adequa te  +28V dc,  but t h e  -28V d c  could 
not  handle t h e  current .  The  power supply did have  t w o  independent +22V d c  c i rcu i t s  
t h a t  became  available when t h e  ESS channel  engage  logic was modified. O n e  of t h e  
t w o  +22V d c  circui ts  was  reversed to make  i t  -22V dc,  and  rect i fying diodes w e r e  
changed t o  increase both c i rcu i t s  f rom IA t o  3A capabili ty.  The  cu r ren t  ampl i f ie rs  
t hen  w e r e  powered f rom 2 22V dc. 
The  remaining changes of t h e  servo  e lec t ronics  w e r e  accomplished on t h e  A6 and t h e  
A8 c i rcu i t  cards .  Changes  t o  t h e  engage  logic w e r e  accomplished on t h e  A9 c i rcu i t  
card .  The  Test ACT Sys tem Pr imary  and  Essent ia l  funct ion parti t ioning on to  t h e  
c i rcu i t  ca rds  is shown in Figure 14, taken  f rom R e f e r e n c e  10. Each  c i rcu i t  c a r d  had 
25% of i t s  a r e a  available f o r  growth with hole pa t t e rns  for  component  insertion. Some  
port ions of t h e  existing c i rcu i t ry  were  modified, bu t  in most  cases new components  
w e r e  added and hand wired. 
Most of t h e  interfaces  to t h e  FBW ac tua t ion  sys tem test f ix tu re  used exis t ing signal 
paths.  Where new signals w e r e  required, new pins w e r e  se lec ted  on t h e  ACC's r e a r  
connec tor  and wired t o  t h e  appropr ia te  cards.  
The  modifications to t h e  ACCs  w e r e  performed by qualified rework opera tors  in t h e  
Collins Avionics Renton Serv ice  Center .  Final  tes t ing  was  per formed by Serv ice  
Cen te r  technicians on t h e  au tomat i c  test s ta t ion.  The  test procedures  and t h e  
au tomat i c  test station in t e r f ace  unit  were  a l so  modified to  accommoda te  t h e  modified 
Tes t  ACT System. 
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4.3.2.4 Changes Resulting from Testing 
During t h e  t i m e  t h e  ACCs were  undergoing init ial  hardware  modifications,  t h e  f i r s t  
DDV used in t h e  FBW ac tua t ion  sys tem underwent  tes t ing  using a Lear  Siegler supplied 
DDM evaluation brassboard e lec t ronics  unit. The  brassboard allowed various 
se lec tab le  feedback position loop configurat ions and was  a n  asset in t h e  laboratory fo r  
init ial  d a t a  gathering on t h e  DDV. During tes t ing  of t h e  f i r s t  DDV, using t h e  
brassboard,  i t  was discovered t h a t  t h e  DDM gain (mm/A) around z e r o  displacement  
was less than  ant ic ipated and approximately 2.4A t o t a l  DDM c u r r e n t  was required to 
obtain ful l  valve s t roke  compared  t o  t h e  originally specif ied 1.6A. The  DDV's supplied 
by MOOG fo r  the test were  based on similar valves  being supplied by MOOG as pa r t  of 
t h e  pr imary flight cont ro l  ac tua to r s  for  t h e  Swedish SAAB JAS-39 f ighter  a i rc raf t .  
However,  t hey  incorporated newly designed bellows valve spool sea ls  instead of t h e  
sliding seals  used in t h e  JAS valves. The  f i r s t  valve was  delivered with per formance  
def ic iencies  (reduced motor  gain and excessive hysteresis)  in order  to allow init ial  
shakedown testing to begin on schedule. To keep  t h e  servo  frequency response up, t h e  
gain of t h e  servo amplif ier  SA was  doubled f rom 1.5 to 3.0 as given in Table  3. During 
tes t ing  of t h e  servo loops t h e  corner  f requency of t h e  F2 gain ( tab le  3) was  increased 
f rom 3.5 t o  10.6 radians to move ou t  t h e  rolloff f requency of t h e  closed servo loops. 
The  sur face  position gain KSpD was reduced f rom 1.4 to 0.7 to e l imina te  overshoot 
and ringing. All t hese  changes were  incorporated in t h e  Fl ight  Change  4 (FC 41, see 
Sect ion 5.2. 
Equalization had been incorporated to reduce  s t a t i c  command signal mismatch among 
the  channels. I t  worked well as no channel  produced more  than  about  100 mA to t h e  
DDM in t h e  s t a t i c  condition. During t ransients ,  however,  t h e  cu r ren t s  of t h e  channels  
could b e  significantly different .  For la rge  command changes it was not unusual fo r  
two  channels  t o  go t o  t h e  cu r ren t  l imit  of 1.25A, one  channel  to b e  about  400 mA, and 
t h e  o the r  o n e  to  ac tua l ly  b e  opposi te  in polarity. Since these  were  not s teady  state 
cu r ren t s  t h e  inefficiencies and heat ing of t h e  DDM was  not a big concern.  The  
problem was tha t  t h e  result ing ave rage  flux in t h e  motor  would produce less than  full  
stroke.  Also it was not symmetr ical- the valve would move fur ther  one  direct ion than  
another.  The  surface response was compromised and was  clear ly  unacceptable .  The  
la rge  cu r ren t  d i f fe rences  were  due  t o  t h e  high gains  of t h e  servo  loops amplifying t h e  
to le rance  e r rors  of t h e  sur face  position feedback  and of t h e  ESS command. The  
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c u r r e n t  differences could have been reduced by using t igh ter  t o l e rance  components  
and f ine tuning t h e  circui ts ,  which is a n  a c c e p t a b l e  solution in a laboratory 
environment.  However, this  was considered a band-aid approach and not  accep tab le  
for  a fl ight test system. Instead i t  was decided to d e l e t e  t h e  DDV position signal (Le., 
inner  loop feedback). 
T h e  open inner loop servo diagram is shown in Figure 15 with t h e  gains given in Table  
4. Flight Change 6 (FC 6) was  wri t ten to implement  t h e s e  changes and additional 
t e s t i n g  was  performed. For  th i s  configuration t h e  DDV position command l imiter  had 
to be removed from t h e  command path allowing t h e  cu r ren t  to go to t h e  full  1.25A for  
l a r g e  ESS commands. This gives a total  of 2.5A in t h e  t w o  channel condition, which 
provides full  valve stroke. With t h e  gains se lec ted ,  t h e  t w o  channel  f requency 
response m e e t s  t h e  performance requirements. The  l imiter  (L1) was  maintained in t h e  
compara to r  signal path to prevent  assymetr ic  compara to r  signals result ing in nuisance 
trips.  
Valve position was retained for  t h e  servo compara to r  C Now, however, s ince t h e  
va lve  position var ies  by 25% per channel for each  unit  of su r f ace  e r ror  (see t a b l e  2), 
t h e  threshold has to open wide enough to preclude nuisance t r ips  for t h e  4, 3, and 2 
channel  conditions, y e t  s t i l l  d e t e c t  the jammed valve. The  threshold was set to 0.3 
mm (75% of valve stroke). Although tes t ing  of t h e  fai lure  de t ec t ion  system showed 
t h a t  this  approach works, i t  needs thorough analysis be fo re  being used in a production 
t y p e  system. 
S' 
The  amplifier compara to r  (CAI approach remained basically unchanged e x c e p t  t h a t  
due to hardware constraints  t h e  equalization circui t ry  was not  duplicated and modeled. 
This would require analysis to see how much modeling is necessary t o  d e t e c t  a l l  
per t inent  servo electronics  faults.  
4.3.2.5 Test ACT Console (TAC) Changes 
To i n t e r f a c e  t h e  modified ACCs to t h e  lab  required changes to t h e  T e s t  ACT console. 
This amounted  t o  minor wiring additions to t h e  junction box for  t h e  new signal paths. 
These changes w e r e  accomplished by Boeing technicians. The  changes w e r e  
documented  in F C  5. 
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Table 4. Modified Test ACT System-Open Inner Loop Servo Gains (fig 15) 
Identifier 
ESSCMD = 0.1 25 V/deg 
F l  
F2 
F3 
SA 
L4 
KM 
K V  
KSA 
KSP 
KSPD 
KVP 
KVPD 
KMVP 
Ll 
KA 
ITH 
KEQ 
L2 
KMC 
L3 
CSTH 
CAT, 
= Deleted 
Om8 V N  - 
-A + 1
- s + 1  
1 34 
V N  - 
91 0 
= 3.0 AN 
= f 1.25A 
= 0.165 mm/A (0.0066 in./A) 
= 6.7 X 1 O4 m3/sec/mm 
= 2.3 X 1 O5 deg/m3 
= 0.1 8V ac/deg 
= 0.71 V N  ac 
= 0.616V ac/mm (15.4V ac/in.) 
= 13.0 V N  ac 
= 18.0 V N  
= f 3.23V (f 0.4 mm) 
= 1 .O V/A 
= f O.lV(& 0.1A) 
= 0.0023 V N  
= f 0.083V ( f 0.2A) 
= 3.0VN 
= f 1.25V(* 1.25A) 
= ~t 2.42V (f 0.3 mm) 
= f O.SV(* 0.6A) 
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4.3.3 DIRECT DRIVE VALVE ACTUATION SYSTEM TEST FIXTURE 
A laboratory test f ix tu re  was  fabr ica ted  to  allow tes t ing  of t h e  DDV in a s imulated 
e leva tor  actuat ion sys tem.  F igure  9 is a photograph of t h e  a c t u a l  f i x tu re  as t e s t ed  in 
t h e  Renton Flight Cont ro l  Sys tems Hydromechanical Laboratory (RFCSHL). The  
f r a m e  for  t h e  f ixture  was  fabr ica ted  f rom s t ruc tu ra l  s t e e l  and supports  t h e  following 
hardware: 
o 
o 
o 
o 
o 
o 
The  DDV module, Moog P/N 50E511-1 or -2 
A balanced area su r face  ac tua to r  
A s imulated elevator  su r face  driven by t h e  a c t u a t o r  
Four  LVDTs to provide sur face  position feedback  
A cen te r ing  valve to provide tes t ing  of t h e  DDV reconfigurat ion valve concep t  
A summing arm to provide input to t h e  cen te r ing  valve 
Hydraulic power was  provided by a 21,000 KPa (3000 psi) pumping sys tem util izing 
phosphate  e s t e r  based (BMS 3-11) fluid. Elevator  s u r f a c e  iner t ia  or a i r loads w e r e  not  
si  mu la ted.  
F igure  16  is a schemat ic  of t h e  DDV module used in t h e  laboratory tes t ing.  The  DDV 
module consis ts  of t h e  following equipment: 
o 
o 
o 
o Two bypass valves 
o 
A l inear  force  motor  with four coil cont ro l  input (DDM) 
A single spool t y p e  con t ro l  valve (DDV) 
Four  valve position sensing LVDTs 
An ex te rna l  adapter  to pe rmi t  valve jam and ch ip  shearing tests 
This DDV module conta ins  a single cont ro l  valve,  no t  a multiple tandem valve as would 
b e  used in a flight system. Test ing was  the re fo re  per formed with a single hydraulic 
system. The  two  bypass valves s imula te  t h e  reconfigurat ion valve of a fl ight system. 
These  valves  were included to allow test ing of t h e  sys tem shutdown cha rac t e r i s t i c s  for  
su r face  centering. 
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5.0 LABORATORY TEST PLAN 
Extensive laboratory tes t ing  and limited fl ight tes t ing  of t h e  Tes t  ACT Sys tem w e r e  
originally planned. The  pr imary object ive of t h e  Tes t  ACT System laboratory tests 
was  to  ver i fy  and va l ida te  t h e  system hardware  and sof tware.  The  f i r s t  phase was  
avionics  hardware  and so f tware  acceptance  tests per formed at Collins Air Transport  in 
Ceda r  Rapids, Iowa, to  ver i fy  t h a t  t h e  system, as designed and  built ,  m e t  t h e  
requirements .  The  majori ty  of laboratory tes t ing  was  per formed in t h e  Boeing Digital  
Avionics Flight Controls  Labora tory  (DAFCL) following del ivery of t h e  system. T h e  
tes t ing  at Boeing was to va l ida te  t h e  requi rements  and  prove t h a t  t h e  sys tem was  safe 
for  fl ight.  The  approach was  t o  assign t h e  tests to ca tegor ies  ( see  Sect ion 5.3) t h a t  
progressed f rom simple open loop hardware tests to closed loop hardware  tests t o  
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a i rp lane  simulation. 
The  f i ight  test plans w e r e  subsequentiy cance i iea  ana  t h e  ac t iv i t ies  covered  by t h e  
original Laboratory Tes t  Plan w e r e  reduced in scope t o  include only open loop tests of 
sys t em hardware  and sof tware ,  and  limited tests of a n  a l t e r n a t e  FBW ac tua t ion  sys tem 
(a DDV system) commanded f rom t h e  modified Tes t  ACT System. a 
5.1 LABORATORY FACILITY DESCRIPTION 
5.1 .I DIGITAL AVIONICS FLIGHT CONTROLS LABORATORY 
All Boeing tests were  conducted at the  Digi ta l  Avionics Flight Controls  Laboratory 
(DAFCL). This laboratory is loca ted  ad jacent  to t h e  Renton Flight Simulation C e n t e r  
(RFSC). T h e  pr imary funct ion of the  DAFCL w a s  757/767 f l ight  cont ro l  sys tem 
validation, a l though support  is a l so  provided to advanced technology programs such as 
Tes t  ACT, and to  sof tware  development. T h e  laboratory layout  is shown in Figure 17. 
The  DAFCL conta ins  work a r e a s  with digi ta l  s imulat ion hardware,  test consoles, 
analog computers ,  i n t e r f ace  equipment, and  o the r  support  hardware.  T h e  abi l i ty  is 
provided to  conduct  rea l - t ime simulations with s imulated control  inputs. The  complex  
c a n  be in te rconnec ted  with t h e  RFSC for  tes t ing with c rew cabs  and  high f idel i ty  
aerodynamic  models. 
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5.1.2 DIGITAL AVIONICS FLIGHT CONTROLS LABORATORY SIMULATIONS 
T h e  DAFCL D a t a  General  Eclipse S250 compute r s  host s imulat ions of t h e  a i rp lane  
equat ions  of motion, sensors,  servos,  a i rplane environment ,  and engine dynamics. T h e  
sensor and servo s imulat ion include proper  t iming,  scaling, and s ignif icant  
nonlinearit ies.  
T h e  Eclipse aerodynamic  model is derived f rom t h e  high fideli ty aerodynamic models 
used in t h e  RFSC. This process  provides good configurat ion con t ro l  of a i rp lane  da t a .  
T h e  Eclipse compute r s  were  used t o  (1) provide a n  au tomated  test sequence,  (2) record 
test resul ts ,  (3) s imula te  sensors and ac tua to r s ,  a n d  (4) provide input and ou tpu t  
s imulat ion and fai lure  models. 
5.1.3 RENTON FLIGHT CONTROL SYSTEMS HYDROMECHANICAL LABORATORY 
The  Renton  Flight Cont ro l  Sys t ems  Hydromechanical  Laboratory (RFCSHL), loca ted  
ad jacen t  to the  DAFCL (fig. 17), is used fo r  development ,  ver i f icat ion,  and val idat ion 
tes t ing  of a i r c r a f t  hydromechanical  equipment .  T h e  laboratory conta ins  c o m p l e t e  
e l ec t r i ca l  and hydraulic fluid distribution sys t ems  with convenient  connec t  points. 
A special  test f ix ture  w a s  built  in t he  RFCSHL t o  test a d i r ec t  dr ive motor  and va lve  
in a four-channel closed-loop configuration. This  test f ix ture  is descr ibed in Sec t ion  
4.3.3. The  d i r ec t  d r ive  motor  was controlled,  through t h e  work s ta t ion  in t e r f ace  (WSI), 
by t h e  a c t i v e  cont ro ls  compute r s  (ACCs) loca ted  in t h e  ad jacen t  DAFCL. 
5.1.4 DIGITAL AVIONICS FLIGHT CONTROLS LABORATORY TEST SUPPORT 
EQUIPMENT 
In addi t ion to t h e  s imulat ion host computers ,  t h e  o the r  equipment  required for  DAFCL 
tes t ing  is  shown in F igure  18. The  major e l emen t s  a r e  descr ibed as follows: 
o A front-end processor (Da ta  General  Eclipse S230) is provided with e a c h  
s imulat ion host. I t  has  t h e  capabili ty to fo rma t  t h e  floating-point s imulat ion data 
t o  or  f r o m  t h e  equivalent  fixed-point f o r m a t  t h a t  is compat ib le  with t h e  l ine 
rep laceable  uni t  (LRU) in t e r f ace  equipment. 
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o A WSI is  provided for  interfacing t h e  Pr imary  and Essent ia l  compute r s  and t h e  
Tes t  ACT console  (TAC) wi th  t h e  rest of t h e  laboratory. This device  cont ro ls  t h e  
buffering, conversion, signal conditioning, and o the r  required LRU interfacing.  A 
pa tch  panel  is  provided fo r  flexible in te rconnec t ion  t o  t h e  TAC. 
o A simulat ion cont ro l  console  is provided fo r  t h e  test conductor  in te r face .  This 
console  includes a s imulat ion control  C R T  and a panel  of programmable  cont ro ls  
and displays (d iscre te  switches, lamps, ro ta ry  input encoders, and numer ica l  
displays). 
F igure  19 i l lus t ra tes  t h e  interfacing required for  t h e  Tes t  ACT work s ta t ion.  
5.1.5 DIGITAL AVIONICS FLIGHT CONTROLS LABORATORY SUPPORT SOFTWARE 
T h e  DAFCL support so f tware  includes a real- t ime s imulat ion and test execut ive ,  
plot t ing routines,  test dr iver  sof tware  (e.g., f requency response tes t ) ,  i n t e r f ace  
so f tware  and d a t a  bases, diagnost ic  software, and analysis programs. T h e  real- t ime 
s imulat ion and test execut ive  is a higher order  language within which s imulat ion 
models  and open-loop test dr ivers  a r e  combined to  form a s imulat ion package. I t  a l so  
provides a s tandard user  i n t e r f ace  for s imulat ion init ialization, cont ro l ,  and d a t a  
acquisit ion.  
a 
Supporting aids, such as LRU and Aeronaut ical  Radio Incorporated (ARINC) d a t a  
bases, high-fidelity LRU models, comparison checkers ,  problem tracking,  and  r epor t  
genera t ion  capabili t ies,  a r e  a lso provided. 
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Figure 19. Test ACT System Work Station 
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5.2 CONFIGURATION MANAGEMENT 
The laboratory test plan for th i s  system assumed t h a t  it would ul t imately b e  flown in 
f l ight  test; therefore ,  it was necessary to maintain configuration cont ro l  so t h a t  
a i rworthiness  of t h e  equipment  was  preserved. The  Tes t  ACT System configuration 
cont ro l  procedure was  designed t o  provide adequa te  documentat ion of changes to 
enab le  Quality Assurance t o  ascer ta in  t h a t  f l ight worthiness of t h e  equipment had 
been  retained. T h e  procedure used is called t h e  Red Label procedure a f t e r  t h e  
markable  red identification label  applied t o  each  i t em of equipment.  
The  normal sequence of operat ions required for  changing t h e  equipment under Red 
Label  configuration cont ro l  is l isted as follows: 
1. 
2. 
3. 
4. 
5.  
6. 
7. 
T h e  test resul ts  lead to t h e  writing of a problem repor t  and a result ing proposed 
equipment change. 
The  problem report  and change  proposal is reviewed and approved by t h e  Mater ie l  
Review Board. 
When such approval is given t h e  change becomes  p a r t  of a Flight Change  Record  
Shee t  (FC). 
When t h e  FC has  been reviewed and approved, t h e  equipment  is modified in 
compliance with it. 
The  modifying agency inspects  t h e  changed equipment  and signs t h e  FC copy 
accompanying it. 
Boeing Quality Assurance inspects t h e  modified equipment,  approves t h e  FC, and 
marks t h e  Red Label accordingly. 
T h e  FCs for  e a c h  LRU a r e  maintained in a log under t h e  equipment  n a m e  and 
ser ia l  number. 
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The  Tes t  ACT System has had six F C s  wri t ten.  They are:  
FC No. Subject 
1 Improve Servo  "Fail" Annunciation 
2 EM1 Susceptability Improvement 
3 
4 
5 
6 
Revise Column F o r c e  Common Mode Monitor Threshold 
ACC Modifications To Drive DDVs 
Test ACT Console  Junc t ion  Box Changes  for  DDV Integrat ion 
ACC Modifications Due to Actua t ion  Integrat ion Tes t  Resul t s  
Flight Change numbers 1 through 3 w e r e  wr i t t en  to document  t h e  required changes,  
bu t  were  not implemented s ince they  would not hamper  laboratory testing. They 
would b e  installed prior to fl ight test. Flight Changes  4 through 6 have  been installed 
and a successful  functional test per formed on a l l  5 ACCs. 
5.3 LABORATORY TEST DEVELOPMENT AND SCHEDULE 
The development of t h e  laboratory tests procedures  paralleled t h e  two-part  na tu re  of 
t h e  test program. T h e  f i r s t  pa r t  was concerned wi th  validating a f l ightworthy system. 
The  development of procedures  to ce r t i fy  a system f l ightworthy is  descr ibed in Sec t ion  
5.3.1. 
T h e  objec t ive  of the second pa r t  of t h e  test program was  to invest igate  an  a l t e r n a t e  
FBW actua t ion  system for  t h e  Tes t  ACT System. This ac tua t ion  sys tem would 
complemen t  t h e  fly-by-wire n a t u r e  of Tes t  ACT. T h e  development of t h e  procedures  
for  t h e  second part  is descr ibed in Sec t ion  5.3.2. 
5.3.1 TEST ACT SYSTEM 
The  requi rement  on this phase of tes t ing  was  to  develop a set of tests t h a t  would 
va l ida te  every  requirement. These tests should b e  wr i t t en  so t h a t  they  could b e  
r epea ted  exac t ly  a t  a l a t e r  da te .  The  process  used to fulfill t hese  requi rements  is 
explained and i l lustrated in t h e  following paragraphs. 
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5.3.1 . 1 TEST DESIGN AND DEVELOPMENT 
Review and analysis of system requirements documentat ion and t h e  supplier's design 
and ver i f icat ion documentat ion were  used to develop a test matrix. This ma t r ix  w a s  
used in turn t o  design t h e  t e s t  cases (plans of test) for  which procedures w e r e  
developed. The  test cases were  chosen in a manner t h a t  covered t h e  requirements  in a 
balanced fashion, with a minimum of duplication of previous ver i f icat ion 
testing. Plans of test, as well  as detailed test procedures  (DTP), w e r e  developed prior 
to t h e  beginning of t r ia l  test runs and were  finalized prior to t h e  fo rma l  test runs. 
5.3.1.2 Laboratory Test Categories 
e. i n e  design of t h e  test cases and the overai i  planning of the test ing was aided by 
initially dividing t h e  requirements  to be t e s t e d  in to  logical categories .  These 
ca t egor i e s  provided t h e  first-level organization for  t h e  development  of t h e  test cases 
(plans of test) .  
A l i s t  of ca t egor i e s  t h a t  m e t  t h e  needs of t h e  Tes t  ACT Sys tem laboratory test e f f o r t  
follows: 
o Open-loop hardware tests 
o Open-loop so f tware  tests 
o Fai lure  de t ec t ion  tests 
o System integrat ion tests 
o Closed-loop system performance tests 
o Closed-loop fai lure  response tes t s  
Tab le  5 i l lust rates  t h e  test categories  and  the i r  contents ,  as envisioned for  t h e  T e s t  
ACT System laboratory tests. 
5.3.1.3 Development  of Test Procedures  
T h e  general  test philosophy w a s  to first ver i fy  t h a t  t h e  system m e e t s  a l l  requirements  
given in t h e  Specification Control  Drawing (SCD) and t h a t  t h e  resul t  is a safe system 
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Table 5. Laboratory Test Plan Categories-Test ACT System 
OPEN-LOOP HARDWARE TESTS 
Control panel operation 
Inputloutput interface 
Primary system hardware monitors 
Essential control laws 
Essential PASlFBW monitors 
Primary system output voting 
EMI, power transient, and quality susceptibility 
OPEN-LOOP SOFTWARE TESTS 
Flight deck interface 
Pitch control laws 
Wing-load alleviation 
Output management 
Program control 
Fault reporting and recording 
Signal selection and fault detection 
FAILURE DETECTION TESTS 
Power-up 
Preflight 
Periodic tests/monitors 
0 
SYSTEM INTEGRATION TESTS 
Test ACTlDADC integration 
Test ACTllRS integration 
Test ACT/CSEU/FSEU integration 
Test ACTlsecondary actuator integration 
CLOSED-LOOP PERFORMANCE TESTS 
Closed-loop stability and response (unpiloted) 
Closed-loop stability and response (piloted) 
CLOSED-LOOP FAILURE RESPONSE TESTS 
Airplane response to failures (unpiloted) 
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t h a t  m e e t s  t h e  pe r fo rmance  requirements. Each  requirement  to  be t e s t ed  by Boeing 
w a s  covered  by a t  leas t  one  detai led test procedure  (DTP). Each of t h e m  verif ies  
s eve ra l  requirements .  
T h e  DTP was  developed in th ree  steps. S t e p  one, as explained previously, was  to  
ident i fy  t h e  requi rements  to b e  verified. S t e p  t w o  was  to wr i t e  a short  descr ipt ion of 
a test t h a t  would verify those  requirements. S t e p  th ree ,  which was performed in t h e  
laboratory,  was  to de te rmine  t h e  procedures  required to  perform a repea tab le  test. A 
pr imary  requi rement  for  DTPs was  tha t  they  conta in  enough information to  r epea t  t h e  
procedure  years  la ter .  I t  was  in th i s  third step t h a t  t h e  compute r  programs used t o  
a u t o m a t e  t h e  test w e r e  developed for  t he  Eclipse. 
5.3.1.4 Example of Requirement Verification and Traceability 
Figures  20 through 24 i l lus t ra te  t h e  process of test design and development  by t rac ing  
t h e  ver i f icat ion of a typical  requirement  f rom i t s  ass ignment  in t h e  requi rements  
ma t r ix  i o  t h e  ac tua l  ver i f icat ion of the reguirernent  by test da ta .  The requi rement  
picked for  th i s  example  is f r o m  Section 3.3.3.1, "Essential Cont ro l  Law Requirements ,"  
of D6-51146 Volume I,  "Test ACT System Specif icat ion Con t ro l  Drawing, Volume I." 
As  c a n  be  seen in Figure 20, th i s  requirement  is to be ver i f ied by test in DTP T.1.1.5. a 
T h e  spec i f ic  requi rement  t o  b e  verified is shown in F igure  21. This f igure  is a n  
example  of P a r t  1 of DTP T.1.1.5. The P a r t  1 of e a c h  DTP contains  t h e  specif ic  
requi rements  to b e  t e s t ed  by t h a t  DTP. Requi rements  f rom di f fe ren t  sources  a r e  
o f t e n  consol idated in to  a minimum set of t e s t ab le  requirements .  In this  example  t h e  
requi rement  t o  b e  verified dea ls  with gains  and gain changes in t h e  essent ia l  con t ro l  
laws. 
F igure  22 i l lus t ra tes  t h e  next  s t e p  in the test development ,  a descr ipt ion of a test t h a t  
will ver i fy  t h e  corresponding requirements  f rom P a r t  1. These  test specif icat ions 
m a k e  up  P a r t  2 of t h e  DTPs. For  our example ,  paragraph b of t h e  test specif icat ion 
descr ibes  a test t h a t  will ver i fy  our example requirement .  
T h e  nex t  s t e p  is to develop a step-by-step procedure  to run t h e  test descr ibed in P a r t  2 
and t o  obtain and eva lua te  t h e  results.  These  procedures  form P a r t  3 of t h e  DTP. The  
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Autopilot/Test ACT Switching 
Electrical Power 
Hydraulic Power 
Control Law Reauirements 
Essential Control Law Requirements 
Trim Operations and Management 
System Performance Monitoring 
Monitoring of Essential PAS/FBW 
Monitoring of Primary PAS & WLA 
WLA Monitoring 
Primary PAS/FBW Sensor and Command 
Monitoring 
Primary Processor Monitoring 
Primary Power Supply Monitoring 
EngagelDisengage Function 
Essential PASlFBW Requirements 
Essential Servo Engage Logic 
Implementation 
WLA Engage/Disengage Requirements 
WLA Servo Engage Logic Implementation 
WLA Active Logic 
WLA Drive Valve Switching 
WLA Engage Circuitry Monitoring 
Redundancy Management 
Primary Sensor Input Voting Requirements 
Primary Elevator Command Voter 
Requirements 
Primary Elevator Command Voter 
Implementation 
Cross-channel Data Requirements 
Primary Processor Synchronization 
Annunciation Implementation Requirements 
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T.1.2.2 
T.1.1.6 
T.1.2.3 
T.1.1.4 
T.1.1.4, T.1.2.6 
T.1.1.4 
T.1.1.5,T.1.1.6 
T.1.1.5,T.1.1.6 
T.1.1.4,T.1.2.3 
T.1.1.4 
T.1.2.3 
T.1.1.4 
T.1.2.4 
T.1.1.7,T.1.2.4 
T.1.1.4,T.1.3.1,T.1.1.2 
T.1.2.4,T.1.2.5,T.1.3.3 
T.1.1.3,T.1.2.6 
Figure 20. Example of Requirementsflest Matrix 
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Part 1 -Test Requirements Page 1 -- of 1 -
Revision: I System: Test Act I Number:DTP T.1.1.5 I Aircraft: 
Title: 
Req # 
4 
- 
- 
- 
Essential Control Laws 
Test Requirement 
Control Laws 
The Essential control law is defined in Figure 3.2.1.1 .-1. 
Initialization of filtering and gain-changing function shall not be 
required. The Essential PAS shall include the capability to 
modify selected gains and the Primary PAS authority limit as a 
function of flap position. The flaps-down condition shall be 
detected when at least three of four FSEU discretes indicate the 
fiaps-down condition. Gain ana iimit parameters snaii be 
changed from flaps-do wn to flaps-up values and vice-versa at a 
nominally constant rate. The commanded gains and authority 
limit shall be set to the “flaps-upJJ values, provided at least two 
of the four FSEU Giscretes indicate “Flaos 0.” 
The gain and limit values during the switching transition shall 
satisfy the following criteria: 
a. The time required to switch between parameter extremes 
shall be 5.0 1 .O sec. While it is being switched, an 
affected gain of one channel shall not differ from that of 
another by more than 10% of the range through which the 
gain can be changed. 
b. The rate-of-change of the switched parameter shall not 
change sign during the transition. 
c. 50% of the desired change shall occur over a 2.5 
interval. 
1 sec 
The Essential PAS/FBW shall provide the functions and output 
depicted in figure 3.3.3.1-1. Each function shall supply 
nominal performance over an output range of -10 VDC to + 10 
VDC, except to the extent that the range is restricted by the 
function definition. The elevator command output of each 
Essential PASlFBW channel shall be distritpted to all of the 
four Primary computers. 
~ ~~ 
Requirement Reference 
3.2.1.1, SCD Vol. I 
3.3.3.1, SCD Vol. I 
3.4.1 5 . 1  SCD Vol. I 
3.3, D6-49364 
3.3.3.1, SCD Vol. I 
Figure 2 1. Example of Detailed Test Procedure - Part 1 
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Part 2 -Test Specification a Page 2--of 2-- Revision: I System: Test Act I Number: T.1.1.5 iircraft: 
Title: 
rest # 
- 
- 
4 
- 
Essential Control Laws 
Req # 
Part 1) 
4 
Test Specification 
Use the following test setup: 
1. TAC complete, operationally powered and interfaced to WSI. 
2. O.l?loaded 
3. Eclipse driver programs as specifically required. 
4. The following equipment to be available: 
a. Stripchart recorder 
b. HIP 5420 signal analyzer 
c. EMR 11 70 frequency analyzer 
d. Magnetic tape storage 
e. X-Y plotter 
a) Using the Eclipse, initially set all flap discretes to the up position and Primary 
PAS and WLA off. Vary the sequence in setting the discretes to flaps down. 
The flap position, and thus the control law gains scheduled against flaps, 
shall transition to flaps down when any three discretes so indicate. 
b) With the Primary PAS off, flaps up and Eclipse test drivers, input a ramp 
command at the column and record the output of all channel servo 
commands on the strip chart recorder and/or X-Y plotter: Transition to flaps 
down. Verify that all gain change and accuracy requirements are met. 
Repeat “b” with a similar input at the rate gyro interface. 
Engage the Primary PAS. Input a column step of sufficient magnitude to 
saturate the feedback authority of the Primary. Verify that the Primary 
authority limit is 7 deg for flaps down and 2.5 deg for flaps up. 
Set the Primary PAS to “off .” Verify the frequency response requirements of 
tables3.4.1.5.2-1 and -2. Use either an Eclipse driver program, the HIP 5420 
or the EMR1170 to input a sinusoidal sweep command at the column force 
interface of f 1 volt at 20 incrementsldecade from 0.10 to 10 Hertz. Check 
all channels. 
Perform similar sweeps for the pitch rate feedback paths. Input a f 1 volt 
sinusoid at the rate gyro interface. 
~ ~~ 
Figure 22. Example of Detailed Test Procedure - Part 2 
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5.3.2 MODIFIED TEST ACT SYSTEM 
This  phase of tes t ing  began while the design was  s t i l l  in progress. The  d i r e c t  d r ive  
va lve  (DDV) and d i r ec t  d r ive  moto r  (DDM) cha rac t e r i s t i c s  w e r e  not  comple te ly  known 
and  i t  was  necessary t o  de t e rmine  these f i rs t .  Fur thermore ,  t h e  design was  per formed 
in severa l  i terat ions,  and tests w e r e  required for  e a c h  i terat ion.  
Prel iminary DTPs w e r e  wr i t ten  a t  this t ime.  These  DTPs would b e  used at t h e  end of 
t h e  design e f f o r t  t o  de te rmine  how sucessful t h e  design e f f o r t  had been in mee t ing  t h e  
requi rements  set for th .  The  following paragraphs descr ibe  t h e  development of t hese  
procedures. 
The  f i r s t  s t e p  in t h e  development tes t s  w a s  to verify t h e  specif icat ions provided by t h e  
vendor. I ne next  s t e p  was  to  determine if t h e r e  w e r e  any  per formance  cha rac t e r i s t i c s  
not  mentioned by t h e  vendor t h a t  would have a major effect on  t h e  de-sign. By 
necessi ty  these  tests w e r e  exploratory in na tu re  and de ta i led  test procedures  w e r e  not  
prepared. Sect ion 6.2 descr ibes  these  tests and the i r  results.  
-. 
5.3.2.2 Design Validation Test 
Three  Detai led Tes t  Procedures  were wr i ten  to va l ida te  t h e  f inal  ac tua t ion  design. 
These  tests are: 
DTP DDM-1 In t e r f ace  Test 
DTP DDM-2 Pe r fo rmance  Tes t  
DTP DDM-3 Faul t  Detec t ion  Test 
These  tests w e r e  developed in a manner similiar to  t h e  DTPs descr ibed in Sec t ion  5.3.1 
but  t o  a lesser deg ree  of detai l .  
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appl icable  P a r t  3 for  t he  example  is shown in F igure  23  and t h e  result ing d a t a  is shown 
in F igure  24. This d a t a  shows t h a t  t h e  requi rements  a r e  m e t  for  column fo rce  inputs. 
Subsequent s teps  verify t h e  gain and gain change  requi rements  for  o the r  inputs. 
5.3.3 TEST SCHEDULE 
Figure  25 gives  the schedule  f o r  laboratory tes t ing.  Laboratory development  and test 
planning occurred concurrent ly .  Both began on July 6, 1983 when t h e  Tes t  ACT 
hardware  and sof tware arr ived f rom Collins Air Transport .  Af t e r  a shor t  instal la t ion 
and checkout  period, tes t ing commenced. Test ing on t h e  basel ine Tes t  ACT Sys tem 
was ha l ted  in February 1984 a f t e r  complet ion of t h e  f i r s t  t w o  test ca tegor ies  (i.e., 
open loop hardware and open loop so f tware  tes ts) .  The  remainder  of t h e  t e s t ing  
concen t r a t ed  on integrat ing t h e  Tes t  ACT System with a n  FBW ac tua t ion  concep t  
using a Direc t  Drive Valve (DDV). The  init ial  t es t ing  of t h e  f i r s t  DDV module supplied 
by Moog was in te r faced  with a DDM Evaluation Brassboard provided by Lear  Siegler.  
The  ACCs w e r e  modified t o  t h e  F C  4 ( see  sect 5.2) configurat ion and in te r faced  with a 
second DDV supplied by Moog. T e s t  d a t a  evaluat ion resul ted in fu r the r  modif icat ions 
to t h e  ACCs, which was accomplished under F C  6 control .  
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6.0 LABORATORY TEST RESULTS 
The  following major sections,  6.1 and  6.2, a r e  t h e  resul ts  of t h e  tes t ing  performed at 
t h e  DAFCL with t h e  Test  ACT System and t h e  modified T e s t  ACT System. 
6.1 TEST ACT SYSTEM 
During t h e  laboratory tes t ing of t h e  Test ACT System, a l l  t h e  hardware tests and  t h e  
major open loop so f tware  tests were  performed. All major functions worked well. 
The re  w e r e  33 problem reports  generated.  Two problems w e r e  considered major. 
They deal  with t h e  power supply and a r e  discussed in Sect ion 6.1.4. The  following 
sec t ions  discuss t h e  tests performed and t h e  problems uncovered. 
6.1.1 OPEN LOOP HARDWARE TESTS 
6.1. 1 . 1 E M 1  Susceptibility, Power Quality 
This test was  conducted to verify t h a t  t h e  Tes t  ACT Sys tem m e t  a l l  requirements  o n  
susceptibil i ty t o  E M I ,  including lightning, and on to l e rance  to low and high vo l t age  
power transients.  The  tests t h a t  involved E M I ,  lightning, and power t ransients  w e r e  
conducted by t h e  Boeing E M 1  staff. 
T h e  T e s t  ACT System m e t  a l l  E M 1  and power quali ty requirements  bu t  one. I t  fa i led 
t h e  radio frequency (RF) susceptibility test in t h e  7-9 M H z  range. The  fai lure  was  
evidenced by a n  indication of invalid primary elevator  commands  with subsequent loss 
of P r imary  PAS Valid. Subsequent investigation discovered t h a t  t h e  Primary 
Command D/A circui ty  was n o t  protected f rom external ly  gene ra t ed  R F  radiat ion and 
was  sensi t ive to R F  feedback. 
An R F  f i l t e r  is needed for  t h e  production sys t em and was  documented  in FC 2. No 
change  was  proposed for  t h e  T e s t  ACT Sys tem because  i t s  location during fl ight test 
would provide adequa te  shielding f rom R F  radiat ion in t h e  frequency band of interest .  
T h e  system also m e t  a l l  power transient requirements  excep t  one. An interrupt ion of 
both power sources  t o  a n  ACC of less t h a n  50 milliseconds resulted in a 
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dropout of t h e  essential  s e rvo  shutoff valve for  t h e  durat ion of t h e  power interruption. 
This was  considered accep tab le  for  t h e  Tes t  ACT Sys tem bu t  would have to be 
c o r r e c t e d  for  t h e  production system. No EM1 susceptibil i ty or power quali ty tests 
w e r e  m a d e  on t h e  modified Tes t  ACT System. 
6.1.1.2 Control Panel Operation 
This test was  conducted to verify t h e  in te r face  be tween  t h e  T e s t  ACT System and t h e  
cont ro l  panels (TACP, FTP, and PFTP). All combinat ions of signals to and from t h e  
cont ro l  panels were generated and t h e  proper displays on t h e  relevant  panel w e r e  
verified. A complete  manual  checkout  of t h e  cont ro l  panel signals, switches,  and  
lamps was  performed. 
Several  minor problems were  uncovered and co r rec t ed  during t h e  pe r fo rmance  of th i s  
test. The  only major problem uncovered was  a fai lure  of t h e  Tes t  ACT cont ro l  panel 
to display a f a i l  message following a power supply failure. A solution was  developed 
and documented  in FC 1, but  not implemented s ince th i s  problem would not have 
a f f e c t e d  fl ight test. 
6.1.1.3 Input/Output Interfaces 
This test was  conducted t o  verify t h e  in te r faces  be tween  t h e  T e s t  ACT System and 
airplane sensors including: Flap-Slat Electronics  Unit, Air/Ground Logic Unit, pilot and 
copi lot  column, hydraulic power, e levator  su r face  positions, Control  Sys tem Electron- 
ics Unit  (CSEU) valid and a r m  discretes ,  Autopilot  Flight Director  System (AFDS) 
disable, stabil izer position, Iner t ia l  Re fe rence  Sys tem (IRS), Digital  Air D a t a  
Computer  (DADC), servo, and program pins. Also, as p a r t  of t h e  DTP, t h e  Essential  
servo equalization funct ion was  verified. 
All in te r faces  proved t o  function correctly.  The  se rvo  equal izat ion function, however,  
did not. Whenever t h e  equalization function exceeded i t s  threshold it introduced a 
small  l imit  cycle with a frequency of approximately 27 Hz. This oscil lation 
disappeared when t h e  gain in t h e  equalization loop was  reduced. E f f o r t s  to remedy 
th is  problem were discontinued when t h e  decision to change  to a d i f fe ren t  ac tua t ion  
scheme  was  made. 
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6.1.1.4 Primary System Hardware Monitors a 
This test was conducted to verify the abili ty of t h e  Tes t  ACT Sys tem to d e t e c t  
column-f o rce  t ransducer  faul ts ,  processor and computat ion related faul ts ,  power 
faul ts ,  WLA engage/disengage logic faults, and PAS warning funct ion faults. 
The  system d e t e c t e d  al l  fau l t s  without problems excep t  for  t h e  loss of 26V ac 
exci ta t ion  t o  t h e  column f o r c e  transducers, which for  some cases was  not  de t ec t ed .  
Investigation revealed t h a t  t h e  fau l t  detection design, which had been borrowed f rom 
a n  autopi lot  design, had been slightly modified and was  now marginal in performance. 
A revision to t h e  c i rcu i t  was  designed and t e s t e d  sat i factor i ly .  I t  was documented  in 
FC 3. 
6.1.1.5 Essential Control Laws 
These  tests were  conducted to verify essent ia l  cont ro l  law end-to-end frequency 
response, control  law gains, compensation implementat ion,  and Essential  s e rvo  
engage/disengage functions. 
f l ight  conditions required. 
These tes t s  used Eclipse test dr ivers  to s imula t e  t h e  
All funct ions tested by th is  procedure were within specifications.  
6.1.1.6 Essential PAS/FBW Monitors 
This test was conducted to verify the  abil i ty of t h e  T e s t  ACT Sys tem to d e t e c t  and  
respond to t h e  following types of faults: servo d e t e n t  collapse and o ther  a c t u a t o r  
faul ts ,  power supply faul ts ,  and passive sensor faults.  
The  system responded sat isfactor i ly  in all cases. 
6.1.1 -7 Primary System Output Voting 
This test was conducted to verify that  t h e  e l eva to r  command ou tpu t s  f rom t h e  four  
pr imary compute r s  a r e  properly selected by each  essent ia l  computer  for  any combina- 
t ion of primary failures. T h e  sys t em m e t  a l l  requirements.  
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6.1.2 OPEN LOOP SOFTWARE TESTS 
Because of t h e  shortened test period, only t h e  major s o f t w a r e  tests were  run. In 
general  t h e  sof tware was well  designed and implemented  and only minor problems 
w e r e  uncovered. These problems as well as some  example  resul ts  a r e  discussed in th i s  
section. 
6.1.2.1 P i t c h  Control  Laws  
These tests were conducted to ver i fy  t h e  pitch primary cont ro l  law end-to-end 
frequency response, ver i f icat ion of control  law gains, compensat ion implementat ion,  
and fl ight test change provisions. These tests used Eclipse test dr ivers  to s imula t e  t h e  
fl ight conditions required and did not  include any effects of airplane aerodynamics. 
These tests verified t h a t  t h e  primary controls  laws w e r e  implemented  as required. 
The  combined e f f e c t  of t h e  Primary and Essential  cont ro l  laws is shown in Figure 26. 
6.1.2.2 Wing Load Alleviation (WLA) 
These tests w e r e  conducted to ver i fy  t h e  wing load alleviation cont ro l  laws including 
power-up, ACC selection, servo solenoid act ivat ion,  end-to-end frequency response, 
cont ro l  law gains, and compensation implementation. These tests used Eclipse test 
dr ivers  to s imulate  t h e  fl ight conditions required. 
T h e  wing load alleviation control  laws w e r e  verified to b e  implemented  as per t h e  
requirements.  The frequency response of t h e  ai leron to normal  acce le ra t ion  at t h e  
wing is shown in Figure 27. 
6.1 -2.3 Signal Selection/Fault  De tec t ion  (SSFD) 
These tests w e r e  Conducted to verify t h e  sensor management  SSFD funct ions of signal 
select ion,  sensor selection, and fau l t  detect ion,  SSFD init ialization and d iscre te  
management.  The abil i ty of t h e  Tes t  ACT System to d e t e c t  fa i lures  in inputs to t h e  
ACC compute r s  was likewise verified. The  abil i ty to make  t h e  transit ion f r o m  ground 
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to f l ight  and back to t h e  ground was  verified. These tests were  performed open loop 
using Eclipse computer  test dr ivers  to s imula t e  t h e  f l ight  and fai lure  conditions 
required. 
As  i l lustrated in Figure 28, t h e  signal selection fau l t  de t ec t ion  algorithm worked well 
when presented with c lear  failures. These tests did, however, uncover some instances 
where  t h e  fai lure  l imits  had been incorrectly set. In o t h e r  cases, t h e  scaling of t h e  
input var iables  was such t h a t  t h e  l imits w e r e  represented by o n e  or t w o  machine bits. 
Whether this scaling would have resulted in excessive nuisance fau l t s  would have been 
de te rmined  during t h e  closed loop failure response tests. 
6.1.2.4 Output Management 
These tests were  conducted to verify that t h e  T e s t  ACT Sys tem cor rec t ly  de t e rmines  
t h e  PAS/FBW cont ro l  law engagement and disengagement sequences and cor rec t ly  
s e l e c t s  which ACCs have a c t i v e  control over  t h e  WLA and stabil izer outputs.  This 
test w a s  performed open loop using t h e  Eclipse computer .  
The  requirements  w e r e  m e t  without problems. 
6.1.3 OTHER TESTS 
The  following test procedures were  prepared bu t  because of t h e  program changes w e r e  
never  executed: 
1 .  
2. 
OPEN LOOP SOFTWARE 
Flight  Deck In te r face  
Program Control  
Faul t  Reporting and Recording 
FAILURE DETECT10 N 
Power-up Tes ts  
Pref l ight  Tes ts  
Per iodic  Tests/Monit o r s  
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rL PAGE IS 
IR QUALITY 
3. SYSTEM INTEGRATION a 
Test  ACT/DADC Integration 
T e s t  ACT/IRS Integrat ion 
Test  ACT/CSEU/FSEU Integration 
4. CLOSED LOOP PERFORMANCE 
Closed Loop Stabil i ty and Response (Unpiloted) 
' Closed Loop Stabil i ty and Response (Piloted) 
5. CLOSED LOOP FAILURE RESPONSE 
Airplane Response to Fai lures  (Unpiloted) 
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6.1.4 DISPOSITION OF PROBLEM REPORTS 
Table  6 is a l ist  of t h e  problem repor t s  wr i t t en  during t h e  avionics  test phase. Of t h e  
33 reports ,  9 were significant,  t h a t  is, they  must  b e  fixed be fo re  f l ight  test, 20 w e r e  
insignificant (e.g. t h e  system was  c o r r e c t  bu t  t h e  documenta t ion  was  incorrect) ,  and 4 
w e r e  l a t e r  determined to b e  a f au l t  of t h e  test setup.  T h e  problems were  equally 
divided be tween hardware and sof tware.  
Two of t h e  problems required design changes. These  a r e  PR No. 3, "Power Supply 
Monitor Fai lure  during Pref l ight  Tests," and PR No. 4, "Failed Power Supply in A c c  
S / N  EE003." The f i r s t  problem was  a resul t  of a close to le rance  execut ive  monitor  of 
t h e  power supply. This monitor is "executive" in t h e  sense t h a t  when i t  t r ips  t h e  ACC 
is shutdown. Close to le rance  execut ive  monitors  a r e  ana themat i c  to  t h e  Tes t  ACT 
archi tec ture .  They lead to a large number of nuisance f au l t s  and could resul t  in 
comple t e  loss of function, t h a t  is, a hardware  gener ic  faul t .  A change  to t h e  power 
supply monitor  was designed and was  incorporated in to  t h e  ACCs  in F C  4. 
The  second problem, a fai led power supply, was  t h e  resul t  of shorting t h e  26V ac LVDT 
drive voltage. When t h e  shor t  was  removed,  t h e  resul t ing t rans ien t  destroyed 
t rans is tors  in t h e  power supply. Since t h e  supply was  designed to survive shor t s  of t h e  
26V ac output ,  extensive tes t ing  and analysis  of t h e  c i rcu i t ry  was  conducted by Collins 
a t  their  Ceda r  Rapids facil i ty.  I t  was de te rmined  t h a t  appl icat ion or  removal  of a 
shor t  caused a large thermal  t rans ien t  on switching t rans is tors  adjusting to  t h e  new 
load, and this transient on top  of t h e  normal  t h e r m a l  ambien t  was higher t han  t h e  
the rma l  ra t ing  of t h e  transistors.  Since a major  redesign of t h e  supply would be 
required to  f ix  the problem, and s ince t h e  problem was  not  a sa fe ty  issue ( a  shor ted  
LVDT exci ta t ion  disengages t h e  channel  regardless  of power supply survival), t h e  
resul ts  of t h e  study w e r e  documented,  but  no design change  was  init iated.  A 
product ion version of such a sys tem would be  redesigned to  p ro tec t  against  th i s  
problem. 
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Table 6. Problem Report Disposition 
PR NO. 
1 
2 
3 
4 
5 
6 
7 
8 
9 
10 
1 1  
12 
13 
14 
15 
16 
17 
18 
19 
20 
21 
22 
23 
24 
25 
26 
27 
28 
29 
30 
31 
32 
33 
Note 1 
Note 2 
Note 3 
TITLE 
Stabilizer Scaling 
Essential PAS Failure at Maximum Column Input 
Power Supply Monitor Failure During Preflight Tests 
Failed Power Supply in ACC S/N EE003 
Program Memory Loss With Power Off S/N EE002 
HNV Failure Breakout No. 4 
Essential Rate Gyro Demodulator Scaling 
TAC Display of Monitor Status 
No Fail Message on TACP When Power Is OFF 
Hardware Failure Breakout No. 2 
No-Go Reset 
Short Preflight Lamp Test 
Passive Preflight Switch No Held In 
Failure of Column Force CMM to Detect Loss of 26 VAC 
Preflight Test Failure With Flaps Down 
TAC Processor Flight History Event Timer Fast 
Passive PFT Faiis to Abort Test in Process 
Incorrect Output of Essential Voter 
ACC Susceptibility to Radio Frequency Radiation 
Dropout of Essential Servo SOVs With Power Interruption 
Failed Power Supply in ACC S/N 002 
Phase Discrepancy in Essential Control Law 
Essential PAS Servo Equalization Limit 
Limit Cycle in Servo Feedback Loop 
Pitch Rate Offset in ACC SIN EE005 
Primary Processor Halt in Error Routine Loop 
Unstable 400 Hz Amplitude Regulation 
Primary Control Law “Stab Gain Scheduled Feedforward Filter” 
Primary Control Law “Addition of Pitch Rate Feedback” 
Primary Control Law “Stabilizer Offload Thresholds” 
Elevator Transient With Dead Trim Fault 
SSFD Limits on NZB (Body Acceleration) 
Equalization Rate Limits 
Design and implement fix 
Design but do not implement 
No further work required 
RESOLUTION 
Closed 
Closed 
Note 1 
Closed 
Closed 
Closed 
Closed 
Closed 
Closed 
Closed 
Closed 
Closed 
Closed by PR17 
Note 2 
Note 3 
Closed 
Ciosed 
Closed 
Note 2 
Closed 
Closed 
Closed 
Closed 
Note 3 
Closed 
Closed 
Note 1 
Note 2 
Note 2 
Note 2 
Note 2 
Note 2 
Note 2 
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6.2 MODIFIED TEST ACT SYSTEM 
This sect ion summar izes  t h e  tes t ing and presents  t h e  test resul ts  of a d i rec t  dr ive 
valve (DDV) controlled sur face  actuation system consisting of t h e  modified Tes t  ACT 
Sys tem as described in Section 4.3.2 and t h e  FBW ac tua t ion  system as described in 
Sect ion 4.3.3. 
Test ing was l imited in scope to t h e  modified portion of t h e  T e s t  ACT compute r s  
(ACCs) and t h e  DDV controlled F B W  actuat ion system. N o  integrat ion tests with t h e  
overal l  Test  ACT System or  a i rplane closed loop pe r fo rmance  and fai lure  response 
tests have been conducted. 
TI_- l - L - - - *  ^_.. A,-.* ---l-:*--* . -I_ .^..^  I?: -..-- 
~ l i t :  iauuiaLuiy LC:SL ~ ~ L I I I L C L L U I C  is 3 1 1 u w i i  ifi i.iguit: 23. Table 7 afid Figiii-es 32, 3 i ,  afid 
32, contain a summary  of t h e  t e s t s  performed and t h e  applicable test configurations. 
In test Phase I, t h e  init ial  DDV interface tests were  conducted with a Moog-supplied 
DDV moduie (with known performance deficiencies) using a Lea r  Siegler supplied DDM 
evaluat ion brassboard electronics  unit  very ear ly  in t h e  test program. These tests 
provided valuable information t h a t  led t o  fur ther  modifications of t h e  T e s t  ACT 
computers.  The  f i r s t  modifications of t h e  ACCs w e r e  accomplished under F C 4  
control.  The  s a m e  DDV i n t e r f a c e  t e s t s  were  r epea ted  using a second, improved, DDV 
supplied by Moog. These test results led t o  fur ther  ACC modifications, which were  
accomplished under F C  6 control.  The remaining Phase  I1 and Phase I11 tes t ing was 
then  performed with t h e  ACCs under F C 6  configuration and t h e  second, improved, 
DDV used in t h e  laboratory F B W  actuat ion system. 
a 
T h e  general  test philosophy was  t o  verify t h a t  t h e  modified T e s t  ACT System m e t  t h e  
fundamental  performance,  fau l t  tolerance,  and fau l t  de t ec t ion  requirements  l isted in 
Table  8 and Figure 33. 
PRECEDING PAGE BLANK NOT FlLMED 
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TABLE 7. Modified Test ACT System Lab Test Summary 
~ 
Test Phase 
I. Direct Drive Valve 
(DDV)lnterface 
Tests 
II. Actuation Integration 
and Performance 
Tests 
Ill. Fault Tests 
Fault Detection and 
Transient Response 
to Failures 
Section 
6.2.1.1 
6.2.1.2 
6.2.2 
6.2.3 
Test Configuration 
Figure 30 and Figure 29 
One Lear Siegler DDM evaluation brassboard 
Four active channels 
Closed loop control of surface position and DDV 
First Moog DDV (50E511 S/N1) 
Actuation system pressurized to 20 684 kNlm2 
position 
(3000 psi) 
~~ _ _ _ _ ~  
Configuration 1 
Figure 31 and Figure 29 
Two modified Test ACT computers - FC 4 
Four active channels 
Closed loop control of surface position and DDV 
Second Moog DDV (50E511 S/N2) 
Actuation system pressurized to 20 684 kN/m2 
m--*;.-.. .--.:A- 
but iiiyut aiiui I 
position 
(3000 psi) 
Configuration 2 
Same as Configuration 1 except: 
* Closed loop control of surface position only. No 
* DDV command loop gain reduced to be 
DDV position control loop 
compatible with revised control loop architecture 
* Figure 32 and Figure 29 
Two modified Test ACT computers - FC 6 
Four active channels 
Closed loop control of surface position 
Second Moog DDV (50E511 SIN 2) 
Actuation system pressurized to 20 684 kNlm2 
configuration 
(3000 psi) 
Same as Phase II except: 
One modified Test ACT computer - FC 6 
Two active channels 
configuration 
Same as Phase II except: 
Number of active channels 
dependant on failure condition 
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Table 8. Modified Test ACT System Fundamental Requirements 
PERFORMANCE 
The actuation system shall provide a no load surface rate of 55 deg/sec. 
The system shall provide an actuation system bandwidth of 30 rad/s. 
The system shall meet the linearity, hysteresis, and deadband requirements shown in 
The avionics shall provide closed loop control of both surface position and valve position. 
Both the surface and valve control loops shall have stability margins of 6 dB gain and 30 deg 
phase. The valve control loop shall provide sufficient attenuation at high frequencies to stabi- 
lize a DDV resonance of 200 Hz with 2.5% damping. 
Steady state currents resulting from null offsets and system misadjustments that exceed 100 
Figure 33. 
F.4 sha!! he reduced tc! ! o s  !ha!? !QC! mb.. The ra!e c!f adjustmen! she!! be such ?ha? ?he ne:- 
mal response to commands and disturbances is not affected. 
FAULT TOLERANCE 
Performance characteristics shall be met after the first and second failure of the electronic 
portion of the system. 
Each electronic channel shall be limited to one half of the full flow. 
FAULT DETECTION 
The avionics shall provide two executive (Le., able to shut down an Essential channel) moni- 
tors to detect DDV, actuator, and control loop failures. 
An actuator loop monitor shall be provided to detect a jammed valve, failed command, and 
failed surface position LVDT. Failure detection and removal shall be in a manner to limit air- 
plane transients resulting from the failure to 1 .Og incremental. 
A valve loop monitor shall be provided to detect failures of the DDV current amplifier and other 
valve loop electronics. Failures shall be detected and removed in a manner to prevent tripping 
of the actuator loop monitor in any other channel. 
Both monitors shall react to failures by removing the current drive from the DDV and the hy- 
draulic enable signal in that channel where the failure occurred. Once tripped, the monitors 
shall reset on power-up. 
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Reauirements: 
Linearity: Less Than 2% Full Scale 
Position Error: Less Than .036 deg 
t Position Error 
/ Essential Command 
(No Scale) 
Figure 33. Modified Test ACT Actuation Hysteresis, Deadband, and Linearity Requirements 
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6.2.1 DIRECT DRIVE VALVE INTERFACE TESTS 
The  object ive of t h e  Phase I Direc t  Drive Valve I n t e r f a c e  Tes t s  ( table  7) was t o  ver i fy  
t h e  basic design concept  to be  implemented in t h e  modified Tes t  ACT System. T e s t s  
included open loop and closed loop tes t s  of s teady state gains, s t e p  response, and  
frequency response. 
6.2.1.1 Tests Using Brassboard Electronics 
R e f e r  to Table  7 for t h e  test configuration. 
The  following fundamental  problem areas  were  identified: 
1. DDV Nonlinearit ies 
T h e  DDV exhibited nonlinear character is t ics  in t e r m s  of valve gain and valve 
hysteresis  (see fig. 34). 
The  increasing gain with desplacement is charac te r i s t ic  of t h e  DDM design, which 
is opt imized to produce t h e  specified chip-shear f o r c e  of 498.2N (1121bf.) with 
minimum power and weight. The  la rge  hysteresis was  subsequently determined t o  
have been caused in par t  by a n  out-of-tolerance part .  Both of t h e s e  
charac te r i s t ics  would be essentially masked by operat ion with a high-gain DDV 
position feedback. 
2. Actuat ion System Limit  Cycling 
With z e r o  valve command, t h e  actuat ion system limit  cycled a t  a frequency of 3.5 
Hz. The re  was  a peak-to-peak amplitude of 0.0127 mm (0.0005 in.) valve t r a v e l  
measured with four ac t ive  channels, increasing to 0.066 mm (0.0026 in.) with only 
one a c t i v e  channel. Suspected cause of this  instabil i ty was t h e  friction-induced 
valve hysteresis. System stabil ization was achieved by increasing t h e  valve loop 
lag compensation f i l t e r  rolloff frequency from 3.5 rad/s  t o  10 rad/s. 
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Figure 34. Gain and Hysteresis for First DDV 
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3. DDV Cont ro l  Loop Instabil i ty 
When operat ing with four  and three channels  and t h e  cont ro l  valve approaching 
t h e  null position following surface a c t u a t o r  s t e p  input commands,  t h e  valve loop 
b e c a m e  unstable. The  frequency of t h e  oscil lation was approximately 35 Hz with 
a peak-to-peak ampli tude of 0.533 m m  (0.021 in.) valve t ravel .  This instabi l i ty  
was  el iminated by increasing t h e  cur ren t  amplif ier  bandwidth f rom 100 Hz to 150 
Hz. 
DDV cont ro l  loop instabil i ty was also observed during su r face  ac tua to r  t rans ien ts  
with valve command inputs approaching full  valve t r ave l  in one  direct ion only. 
This instabil i ty only occurred with four  and t h r e e  channels  opera t ive  (see fig. 35). 
N o  detai led analysis o r  tes t ing  was car r ied  out t o  de t e rmine  t h e  exac t  cause. I t  
would appear  to b e  associated with a n  amplifier/current-l imiter dynamic 
in te rac t ion  and/or  with a n  amplifier/DDV gain incompatibil i ty.  
4. DDV Command Mismatch 
The  brassboard servo electronics  f ea tu red  valve coil  cu r ren t  equal izat ion through 
a cross-channel voting arrangement  t h a t  e f fec t ive ly  compensa ted  mismatch  in 
valve commands between channels under s teady  state and dynamic operat ing 
conditions. The  brick wall a rch i tec ture  of t h e  Tes t  ACT System d ic t a t ed  
ut i l izat ion of inline equalization without  channel  voting. The  concept  chosen 
provided for  reduct ion of s teady  s t a t e  coi l  cu r ren t s  only. 
The  Brassboard e lec t ronics  provided t h e  opportunity to eva lua te  t h e  effects of 
channel  mismatch due  to offsets,  gain tolerances,  or misadjustments  on closed 
loop sys tem per formance  by allowing operat ion with or without  t h e  voters  in t h e  
cont ro l  loop. 
The  resul ts  of this  evaluat ion are shown in Figure 36.  The opposing DDM coi l  
cu r ren t s  present  during operation pointed t o  t h e  possibility of reduced cont ro l  
au thor i ty  even when opera t ing  with four  a c t i v e  channels. 
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The  test was performed with t h e  s u r f a c e  position commands  essentially equal  and t h e  
DDV position feedback loops t r immed  f o r  z e r o  offsets and equal  gains. This led to t h e  
preliminary conclusion t h a t  t h e  significant DDM coi l  c u r r e n t  d i f fe rences  w e r e  due to 
t h e  high gains in t h e  DDV command loops amplifying s u r f a c e  position LVDT offsets 
and gain tolerances. 
6.2.1.2 Tests Using ACCs Modified Per Fl ight  Change 4 
R e f e r  to Table  7 for t h e  t e s t  configuration. 
These tests were  conducted with a second DDV supplied by Moog. As shown in Figure 
37, th i s  valve exhibited similar nonlinear gain c h a r a c t e r i s t i c  found in t h e  f i r s t  DDV. 
However, i t s  hysteresis was approximately 50% of t h a t  measured before. T h e  
improved hysteresis is believed to b e  due to t h e  improved fr ic t ion charac te r ic t ics  of 
t h e  second DDV. Valve fr ic t ion is re f lec ted  in t h e  threshold d a t a  shown in Figure 38. 
The effect of t h e  various DDV nonlinearit ies on t h e  overal l  system performance c a n  b e  
described as follows: 
o Valve threshold direct ly  impac t s  su r face  a c t u a t o r  hysteresis and may lead to 
system limit  cycling. 
o Valve hysteresis includes threshold and e l ec t romagne t i c  effects. Hysteresis loop 
width is a function of valve command ampli tude or  su r face  rate .  This resul ts  in 
a n  inc rease  in su r face  position e r ror  with r e spec t  to su r face  commands  as higher 
su r face  r a t e s  a r e  demanded. 
o Valve nonlinear gain may cause  instabil i t ies during sys t em transients  conditions. 
I t  should be noted t h a t  a l l  of these  effects a r e  e f fec t ive ly  masked by t h e  use of a 
high gain DDV position loop closures,  with which t h e  test DDV was  designed to 
operate .  
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Test ing identified t h e  following problems: a 
1 .  DDV Command Signal Mismatch 
As could be  expected,  t h e  results of th i s  test, shown in Figure 39 resemble those 
reported in Sect ion 6.2.1.1; t h a t  is, significant d i f fe ren t  and opposing DDM coil  
cur ren ts  were  present  during transient as well as during short  t i m e  s t eady- s t a t e  
commands. As i l lust rated in Figure 39, t h e  DDV command signal mismatches 
caused a significant reduction of cont ro l  au thor i ty  result ing in sluggish s u r f a c e  
response t o  command inputs. In addition, maximum a t ta inable  valve t rave l  was  
l imited to t h e  equivalent of 65% of r a t e d  flow in one  direction and of 75% of 
ra ted  flow in t h e  o ther  direction with four channel operation. The duration of 
t h e  s teady-srare  commands  was no t  iong enough for comple t e  c u r r e n t  
equalization t o  t a k e  place. However, as shown in Figure 39, t h e  test d a t a  show 
evidence of t h e  init ial  equalization process. 
2. DDV Control  Loop Instability 
The  instabil i ty was character ized by a n  approximately 24 Hz l imit  cyc le  
oscillation with a peak-to-peak amplitude of 0.22 mm valve t rave l  (see fig. 39). 
No detailed anaylsis or tes t ing  was car r ied  o u t  to de te rmine  t h e  e x a c t  cause. I t  
would appear  to b e  associated with a n  amplifier/current-l imiter dynamic  
interact ion and/or with a n  amplifier/DDV gain incompatibility. 
3. Monitor Fai lure  Sensing 
Mismatch in valve command signals appeared as fai lures  t o  t h e  inline servo loop 
monitors result ing in disable signals of t h e  c h a n n e h )  where  t h e  apparent  fa i lure  
sensing occured. 
DDV in te r face  tes t ing  comple t ed  so f a r  indicated t h a t  t h e  e lec t ronic  servo 
a r c h i t e c t u r e  was  inadequate  to achieve sa t i s fac tory  ac tua t ion  system performance. I t  
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appeared t h a t  a system modification was required to e l imina te  or at leas t  reduce t h e  
DDV command signal mismatch. The  following t h r e e  concep t s  w e r e  discussed: 
1.  A voting a r r angemen t  similar t o  tha t  used in t h e  DDM evaluation brassboard. 
This concep t  would violate  t h e  brick wall  a r c h i t e c t u r e  of t h e  Tes t  ACT System 
and was  the re fo re  not  acceptable.  
2. A reduction in DDV position feedback gain with a corresponding reduction in 
f eed  forward Essential  command gain. This concep t  would provide less 
amplification of su r face  ac tua to r  position f eedback  offsets ,  and gain tolerances,  
and less amplification of essential command tolerances.  
T h e  third concep t  was  t e s t e d  using the ACCs modified per FC 4 and DDV position 
f eedback  eliminated. R e f e r  to Table  7 for  t h e  test configuration. 
-
The  test results were  encouraging. DDV coi l  f lux mismatches  were  substantially 
reduced (see fig. 40). The  only negative a spec t  was  system limit  cycling with z e r o  
valve command. The  l imit  cyc le  amplitude was  within t h e  modified T e s t  ACT 
ac tua t ion  system hysteresis requirements of Figure 33 with four channel operation. I t  
was  decided to modify t h e  ACCs t o  e l iminate  DDV position feedback and to subject  
this  configuration design to t h e  performance and fault to l e rance  tests. This ACC 
modification was accomplished under FC 6 and t h e  tests and results a r e  reported in 
Sect ions 6.2.2 and 6.2.3. 
6.2.2 ACTUATION SYSTEM INTEGRATION AND PERFORMANCE TESTS 
R e f e r  to Table 7 for  t h e  test configuration. 
T h e  object ive of t h e s e  tests was  to ver i fy  t h a t  t h e  ac tua t ion  sys t em m e t  t h e  
fundamental  pe r fo rmance  requirements l isted in Table  8 with al l  four  channels  
operating. These tests were  performed with t h e  ACCs modified per FC 6. 
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6.2.2.1 Stability a 
T h e  su r face  a c t u a t o r  con t ro l  loop demonst ra ted  approximately 14  dB gain margin and 
60 deg  phase margin. Although stabil i ty was  indicated by t h e  measured s tabi l i ty  
margins, t h e  sys tem exhibited l imit  cycling of approximately 1 Hz with a peak-to-peak 
ampl i tude  of approximately 0.036 deg due  to t h e  presence  of nonlinearity in t h e  
con t ro l  loop. 
No a t t e m p t  had been made  to identify t h e  e x a c t  cause  o r  source  of t h e  l imit  cyc le  
oscil lation; however, i t  was speculated t h a t  t h e  DDV open loop threshold nonlinearity 
(see fig. 38) was  a contr ibutor .  
6.2.2.2 Frequency Response 
T h e  sys tem m e t  t h e  30 rad/s  (4.8 Hz) bandwidth requi rement  ( see  fig. 41). The  
measured response approximated t h a t  of a n  underdamped second order  l inear sys tem 
with a na tura l  f requency of 50 rad /s  (8 Hz) and a damping r a t io  of approximately 0.30. 
a 6.2.2.3 Step Response 
This test was  conducted  with a square wave  signal applied to t h e  Essential compute r  
p i tch  r a t e  inputs. The  command to the DDV servo e lec t ronics  (ESS CMD) was  not  a 
uni t  s t e p  because of f i l ter ing in t h e  Essent ia l  con t ro l  laws. T h e  dynamic response 
cha rac t e r i s t i c s  shown in Figure 42 have to  b e  viewed independently s ince no specif ic  
requi rements  w e r e  established. 
T h e  test verified t h e  required no load su r face  r a t e  of 55 deg/s  and t h e  capabi l i ty  of 
t h e  e lec t ronics  to  produce full DDV travel. 
6.2.2.4 Actuation System Hysteresis 
T h e  resul t  of t h e  sys tem hysteresis  test is presented in F igure  43. I t  is diff icul t  to 
quant i fy  t h e  t r u e  system hysteresis  because t h e  sys tem l imit  cycled throughout  t h e  
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test. However, t h e  measured loop width including l imit  cyc le  oscil lations was  within 
t h e  hysteresis  requi rement  of 0.036 deg. 
6.2.2.5 Actua t ion  System Linear i ty  
T h e  test resul ts  a r e  shown in Figure 44. 
requi rement  for  t h e  ac tua t ion  sys tem as def ined in Figure 33. 
The  shaded a r e a  represents  t h e  l inear i ty  
6.2.3 FAULT TESTS 
R e f e r  t o  Table  7 for  t h e  test configuration. 
-7.I 
I n e  object ive of tnese tests was: 
I .  To ver i fy  t h a t  t h e  ac tua t ion  sys tem m e t  t h e  fundamenta l  per formance  
requi rements  l isted in Table  8 a f t e r  t h e  loss of t w o  of t h e  four e lec t ronic  cont ro l  
channels. 
2. To verify through fai lure  simulation t h a t  t h e  sys tem m e t  t h e  fundamenta l  f au l t  
de t ec t ion  requi rements  listed in Table  8 and to  de te rmine  t h e  system t rans ien t  
response t o  failures.  
6.2-3.1 Stabi l i ty  
With t w o  channels  operat ional  t h e  system l imit  cyc led  at a f requency  of approximately 
0.35 Hz, with a peak-to-peak su r face  amplitude of approximately 0.047 deg. 
6.2.3.2 Frequency  Response  
With t w o  channels  opera t iona l  t h e  system m e t  t h e  30 rad/s  (4.8 Hz) bandwidth 
requi rement  (see fig. 45). The  measured response approximated  t h a t  of a n  
underdamped second order  l inear system with a na tura l  f requency of 25 rad/s  (4 Hz) 
and a damping r a t i o  of approximately 0.50. 
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6.2.3.3 Step Response 
This test was  conducted with a square wave  signal applied to t h e  Essent ia l  compute r  
p i tch  r a t e  inputs. T h e  su r face  command t o  t h e  DDV servo e lec t ronics  (ESS CMD) was  
not  a unit  s t e p  because  of f i l ter ing in t h e  Essent ia l  cont ro l  laws. The  dynamic 
response cha rac t e r i s t i c s  shown in Figure 46 have  to b e  viewed independently s ince no  
spec i f ic  requi rements  were  established. The  test ver i f ied t h e  required no load su r face  
r a t e  of 55 deg/s  and t h e  capabi l i ty  of the e lec t ronics  to  produce full DDV travel.  
6.2.3.4 Actuation System Hysteresis 
T h e  resul t  of t h e  sys tem hysteresis  tes t  is presented in Figure 47. I t  is diff icul t  to 
quant i fy  t h e  t r u e  sys tem hysteresis  because t h e  sys tem l imit  cycled throughout t h e  
test. The  t o t a l  hysteresis  loop width including t h e  l imit  cycling oscil lations was  0.064 
deg  with t h e  t w o  channels  act ive.  
6.2.3.5 Actuation System Linearity 
The  test resul ts  a r e  shown in F igure  48. 
requi rement  for  t h e  ac tua t ion  sys tem as def ined in Figure 33 .  
T h e  shaded a r e a  represents  t h e  l inearity 
6.2.3.6 Channel Null Failure Test 
The  test was  conducted  by interrupting t h e  respec t ive  signal pa th  be tween t h e  servo  
amplif ier  and t h e  DDM, thereby  simulating a failed channel. Three  of t h e  four a c t i v e  
channels  w e r e  in te r rupted  (i.e., fa i led sequentially). T h e  following su r face  t rans ien ts  
w e r e  measured f rom t i m e  of fai lure  (see fig. 49): 
Sur face  Transient Transient  T ime  
(deg) ( s e d  
F i r s t  Channel  Fa i lure  0.090 0.35 
Second Channel  Fa i lure  0.040 4.50 
Third Channel  Fa i lure  0.190 0.80 
Typical  valve loop monitor  response to  this fa i lure  is  shown in F igure  50. 
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6.2.3.7 Channel Hardover Failure Test a 
Channel  hardover was simulated by opening of t h e  sur face  a c t u a t o r  LVDT in one 
channel  during four  channel operation with sinusoidal su r f ace  commands. T h e  
resu l tan t  sur face  t ransient  was approximately 0.80 deg (see fig. 51). Typical a c t u a t o r  
loop monitor response to th is  fa i lure  is also shown in Figure 51. 
6.2.3.8 DDV Chip Shear/Jammed Failure Test 
The  DDV was equipped with an external  adap te r  t h a t  allowed t h e  insertion of specially 
f ab r i ca t ed  me ta l  chips to de te rmine  its chip shear  capability. The  available m e t a l  
chips w e r e  ,254 mm (0.010 in.) thick by 1.27 mm (.050 in.) and 2.032 mm (0.080 in.) 
wide respectiveiy with an u i t ima te  tensii s t r e n t h  of i2i5 530 i t ~ j r n ?  (is5 000 psij and 
a n  u l t i m a t e  shear  s t rength of 689475 kN/m (100 000 psi). During Moog test ing,  t h e  
DDV sheared t h e  smaller chip (.254 mm (0.010 in.) thick by 1.27 mm (.050 in.)wide) at 
a load of 364.8N (82 Ibf) and t h e  larger chip (.254 mm (0.010 in.) thick by 2.032 mm 
(0.080 in.) wide) at a load of 645.0N (145 lbf). The  loads were  measured in t h e  shear  
2 
test f ix ture  with a f o r c e  gage. T h e  DDV design chip shear  capabi l i ty  was  498.2N (112 
Ibf) with a 1.25A cu r ren t  in each  of the  4 coils. 
During init ial  tests with t h e  Lea r  Siegler DDM evaluat ion brassboard e lec t ronics  uni t  
and four  channels operat ive,  t h e  valve was able  to shear  t h e  smallest  of t h e  avai lable  
chips (0.254 by 1.270 mm) at a cur ren t  of lA/coi l  (4A to ta l )  in one  direction and at a 
c u r r e n t  of O.SA/coil (3.6A to ta l )  in t h e  o ther  direct ion (NOTE: The unit was limited to 
1A current output per channel). 
The  test was  r epea ted  with t h e  modified Tes t  ACT compute r s  in t h e  FC 6 
configuration by inserting t h e  la rges t  of t h e  available chips (0.254 by 2.032 mm)  in to  
t h e  adapter .  As expected,  t h e  valve was unable to shear  t h e  chip at a t o t a l  four 
channel  cur ren t  of 4.8A, result ing in a jammed valve. Typical a c t u a t o r  loop monitor 
(CS) response t o  t h e  jammed valve failure is  shown in Figure 52. The  test resul ts  show 
s u r f a c e  hardover following t h e  valve jam. This was due  to t h e  nonimplementation of 
t h e  necessary e lec t ronic  c i rcu i t s  to the system reconf iguration valve making th i s  valve 
inoperat ive for  th i s  test. Fur the r  tes ts  to de te rmine  chip shear  capabi l i ty  of t h e  
modified Test  ACT System were  no t  performed. 
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6.2.4 SIGNIFICANCE OF TEST RESULTS 
The  d i r ec t  dr ive valves provided by Moog a r e  der ivat ives  of a valve used in t h e  JAS 39 
f ighter .  The  JAS 39 compute r  a rch i t ec tu re  incorporates  cross-channel voting t o  
e l imina te  flux f ight  in t h e  DDM. This permi ts  t h e  use of DDV position feedback ,  
which substantially reduces  DDV hysteresis effects on sys tem performance.  The  Moog 
DDV was  not  designed to be used in the  nonvoted sys tem in t h e  Tes t  ACT program. 
However,  t h e  S /N2 Moog DDV, operating without  position feedback,  was successfully 
in tegra ted  in t h e  modified Tes t  ACT System. 
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7.0 CONCLUSIONS AND RECOMMENDATIONS 
T h e  primary object ive of t h e  T e s t  ACT System laboratory tests was to verify and  
va l ida te  t h e  system concept ,  hardware, and software.  The  init ial  lab tests were  open 
loop hardware tests of t h e  T e s t  ACT System as designed and built. These tests 
examined  EM1 and power transient/quali ty susceptibil i ty,  cont ro l  panel operation, 
input/output interfaces ,  Pr imary system hardware monitors, Essential  control  laws, 
Essential  PAS/FBW monitors, and Primary sys t em ou tpu t  voting. During t h e  cour se  of 
t h e  tes t ing,  minor problems were  uncovered and co r rec t ed .  Several  problems t h a t  
w e r e  discovered would have to be fixed for  a product ion/cer t i f icable  system b u t  w e r e  
not co r rec t ed  because they  were  considered accep tab le  for  t h e  test system. These 
problems had to do  with t h e  system s t a t u s  display and response t o  power fai lures  or 
drepeuts. n,e aspect ef the system did n e t  perform 2s in:ended-:he ser.v.0 
equalization function. The  issue was  dropped when t h e  decision was  made to  change  to  
a d i f fe ren t  ac tua t ion  scheme. In general  t h e  hardware and a l l  major functions worked 
%ell. 
T h e  original test plan included significantly more  s o f t w a r e  tests than  were  actual ly  
performed, but  t h e  so f tware  tests were t runca ted  when t h e  project  decision was  m a d e  
to change  t h e  ac tua t ion  scheme. Major so f tware  tests were  run. The  init ial  s o f t w a r e  
tes t ing was also open loop. These  tests examined pitch control  laws, wing load 
alleviation, signal select ion/faul t  detect ion (SSFD), and ou tpu t  management.  In 
general  t h e  so f tware  was  well designed and implemented, and only minor problems 
w e r e  uncovered. 
The  Tes t  ACT Sys tem as originally designed and built uti l ized four  force-summed 
secondary servos. These servos were  t h e  means  of combining t h e  four independent 
commands  into a single command f o r  the elevator ,  a n d  were  a fai lure  detect ion/vot ing 
plane e l emen t  of t h e  system. I t  subsequently appeared t h a t  fur ther  benefi ts  would b e  
avai lable  to ACT and FBW if a n  actuat ion concep t  could be  developed t h a t  allowed t h e  
e l e c t r i c  signals to b e  carr ied closer to t h e  control  su r f ace  than  is possible with 
secondary servos. An opportunity arose near  t h e  end of t h e  project  to examine  a new 
ac tua t ion  concept  t h a t  b e c a m e  a good cand ida te  FBW system e l emen t  because of 
advances  in solid state electronics  and magnet ic  mater ia ls ,  namely t h e  d i r e c t  dr ive 
valve (DDV). The  Tes t  ACT Sys tem was modified to in te r face  with t h e  d i r e c t  dr ive 
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valve modules. The f i r s t  DDV was  t e s t e d  with brassboard electronics  while t h e  T e s t  
ACT System ACCs were  being modified to in te r face  with t h e  DDV. This init ial  t es t ing  
identified problem a r e a s  with DDV nonlinearities, valve fr ic t ion induced l imit  cycling, 
DDV control  loop instability, and channel  command mismatch. The  modified T e s t  ACT 
Sys tem ACCs were used to drive t h e  second DDV, which had significantly improved 
s t a t i c  performance character is t ics .  The  test resul ts  w e r e  encouraging. The  second 
DDV was  successfully integrated in to  t h e  T e s t  ACT archi tec ture .  Fu r the rmore ,  it m e t  
a l l  of t h e  performance requirements  including t h e  system hysteresis and deadband 
requirement.  The deadband requirement  is par t icular ly  significant because f o r c e  
summed secondary servos have  historically had problems in meet ing t h e  kind of 
deadband requirements imposed by relaxed s tabi l i ty  cont ro l  systems. 
The  o ther  DDV issue investigated was  t h e  abil i ty to d e t e c t  and isolate  failures. Some  
simple schemes  f o r  fa i lure  de t ec t ion  were  t e s t e d  but  were  not  completely 
sat isfactory.  Solutions to t h e  problems t h a t  remained would have required fur ther  
modification of the ACCs. This was  beyond t h e  scope  of t h e  available funding. 
The  Tes t  ACT System a r c h i t e c t u r e  continues to appear  promising for  ACT/FBW 
applications in systems t h a t  must b e  immune to worst  case generic  digital  faul ts ,  a n d  
b e  ab le  to to le ra te  t w o  sequent ia l  nongeneric fau l t s  with no reduction in performance. 
The  chal lenge in such an implementat ion would be  to keep t h e  analog e l e m e n t  
sufficiently simple to achieve t h e  necessary reliability. 
The  d i r e c t  drive valve appears  to promise signficant reductions in FBW sys t em 
complexity,  although much work remains to develop t h e  best  system a r c h i t e c t u r e  and  
to prove t h e  performance for  commerc ia l  applications. The  servo electronics  would 
apparent ly  have to b e  designed for  t h e  DDV nonlinearit ies and fr ic t ion character is t ics .  
The  near  "brick-wall" concept  employed in t h e  Tes t  ACT System may not be  
compatible  with multiple coil  DDVs since command mismatches be tween  t h e  channels  
resul t  in reduced control  authori ty  and/or channel shutdowns due  to fai lure  monitor 
tripping. 
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